

Practitioner's Docket No. HK9225US (formerly 25857)

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Yang et al.

Confirmation No.: 4487

Application No.: 10/725,933

Group No.: 2891

Filed: December 3, 2003

Examiner: David A. Zarneke

For: FAN OUT TYPE WAFER LEVEL PACKAGE STRUCTURE AND METHOD OF THE

SAME

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

DECLARATION OF PRIOR INVENTION IN THE UNITED STATES OR IN A NAFTA OR WTO MEMBER COUNTRY TO OVERCOME CITED PATENT OR PUBLICATION (37 C.F.R. § 1.131)

PURPOSE OF DECLARATION

- 1. This declaration is to establish completion of the invention of this application in the United States at a date prior to January 22, 2002, that is the effective date of the prior art publication that was cited by the examiner.
- 2. The persons making this declaration are the inventors.

CERTIFICATION UNDER 37 C.F.R. §§ 1.8(a) and 1.10*

(When using Express Mail, the Express Mail label number is mandatory; Express Mail certification is optional.)

I hereby certify that, on the date shown below, this correspondence is being:

MAILING

deposited with the United States Postal Service in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

37 C.F.R. 8 1.8(a) with sufficient postage as first class mail.

37 C.F.R. § 1.10* as "Express Mail Post Office to Addressee"

Mailing Label No.

(mandatory)

TRANSMISSION

facsimile transmitted to the Patent and Trademark Office, (571) 273 - 8300.

Date: November 9, 2006

Laura K. Cahill

(type or print name of person certifying)

* Only the date of filing (' 1.6) will be the date used in a patent term adjustment calculation, although the date on any certificate of mailing or transmission under ' 1.8 continues to be taken into account in determining timeliness. See ' 1.703(f). Consider "Express Mail Post Office to Addressee" (' 1.10) or facsimile transmission (' 1.6(d)) for the reply to be accorded the earliest possible filing date for patent term adjustment calculations.

> Declaration of Prior Invention in the United States or in a NAFTA or WTO Member Country to Overcome Cited Patent or Publication— 37 C.F.R. section 1.131-page 1 of 3

FACTS AND DOCUMENTARY EVIDENCE

3. To establish the date of completion of the invention of this application, the following attached documents and/or models are submitted as evidence:

sketches
blueprints
photographs
reproduction(s)of notebook entries
model
supporting statement(s) by witness(es) (where verbal disclosures are the evidence relied upon)
interference testimony
disclosure documents

From these documents and/or models, it can be seen that the invention in this application was made at least by the date of <u>Sep. 6, >>> |</u>, which is a date earlier than the effective date of the reference.

DILIGENCE

4. Attached is a statement establishing the diligence of the applicants, from the time of their conception, to a time just prior to the date of the reference, up to the filing of this application.

TIME OF PRESENTATION OF THE DECLARATION

5. This declaration is submitted with the first response after final rejection, and is for the purpose of overcoming a new ground of rejection or requirement made in the final rejection.

DECLARATION

6. As a person signing below:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

SIGNATURE(S)

Wen-Kun Yang
Inventor's signature:
Date: Sept. 11, 2006 Country of Citizenship: Tarwan, R.O.C.
Residence:
Post Office Address: No. 65, Knang-Fn North Rd., Hein-chn Industrial Park
Post Office Address: No. 65, Knang-Fn North Rd., Hein-chn Industrial Park Hn-Kon, Hein-chn 303, Taiwan, R.O.C.
Wen-Pin Yang
Inventor's signature: W. P. Yang.
Inventor's signature: W. P. Jang. Date: Sept 11. 200 Country of Citizenship. Tatwan, R.O.C.
Residence:
Post Office Address: No. 65, Kuang-Fu North Rd., Hin-chu Industrial Park
Post Office Address: No. 65, kuang-Fu North Rd., Hsin-chu Industrial Park Hu-kon, Usin-chu 203, Taiwan, R.O.C.
Shih-Li Chen
Inventor's signature: Lhih-li Chen
Date: Sap. 11, >006 Country of Citizenship: Taiwan, R.O.C.
Residence:
Post Office Address: No. 65, Kuang-Fu North Rd., HSin-Chn Industrial Park Hu-kon, Hsin-Chu >03, Taiwan, R.O.C.
Hu-kon How-chu >03, Taiwan, R.O.C.

Affidavit of Facts

We hereby attest that the solder layer 12 in the Taiwan patent '766 is used due to the first material layer is too thick and the first opening is too small, and the electroplating can not make sure the reliability test. Thus, the solder 12 is used in the initial development. However, we found that the solder 12 will cause the bubble issue on Sept. 2003, please refer to the SEM photo of figure 1 of the attachment one. Therefore, solder layer 12 is removed and first contact conductive layer is used (refer to figure 2) in order to solve the "bubble issue" that may causing the reliability problem.

Therefore, we replace the solder layer 12 in the above patent during the development on <u>Dec. 2003</u>, the reason to remove solder layer "12" includes (refer to figure 2):

- The thickness of layer "122" can be thinner. (Ex. SINR material)
- The diameter of hole of "116" is too small, and can not get the good quality during stencil printing of solder paste.
- '766 can not avoid the "Bubble" inside the hole after printing the solder which will cause the reliability problem during temperature cycling test.
- Reduce process step to save cost.

- E-Plating has better contact quality.

We hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issue thereon.

Signature Wetyp, flish - li Chem, up p. Yang Date 10/20/66

Attachment One:

Comments by W.K. Yang on Taiwan Patent No. 177,766 and U.S. Patent Application No. 10/725,933


Fan-out WLP Attachment one


Advanced Chip Engineering Technology

Analysis by WK Yang



Taiwan 766 Patent






The reason to remove solder layer "12":

- -The thickness of layer "122" can be thinner. (Ex. SINR material)
- -The diameter of hole of "116" is too small, and can not obtain good quality
 - -It needs stencil printing for solder paste.
- -Can not avoid the "Bubble" inside the hole after printing the solder which will cause the reliability problem during thermal procedure.
- -Reduce process step to save cost.
- -E-Plating has better solution.


Figure 2

Comparison

Taiwan Patent No. 177,766







The major difference of inter-connecting are -766 patent has the metal layer "12" that is Solder paste by stencil printing -766 patent has the seed metal "19" Ti/Cu over the opening

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
1	Weekly report ww11_2001.doc	Mar. 16 th , 2001	The Reporter: Willy Liaw
	2006.6.23	10,2001	
	Weekly report ww14_2001.doc 2006.6.23	Apr. 2 nd , 2001	The Reporter: Willy Liaw
2	FO-WLP patent document to patent lawyer	Sep. 6 th , 2001	
	WARRIED I DAWL		
3	WAFER LEVEL PACKAGING (FAN.PPT)	Sep. 6 th , 2001	File Author: Wen-kun Yang
	2001.9.6		
	FO-WLP patent document to patent lawyer WLP-FAN OUT.XLS	Sep. 2 nd , 2001	File Author: Wen-kun Yang File Receiver: Vincent Chiang
	2001.9.2		The Receiver, where chang
3-1	Official Document of Taiwan IPO	Sep. 25th, 2001	•
	(includes the Application and Certificate)		
4	New_Technology.ppt	Jan. 15th, 2002	File Author: Wen-kun Yang
	2002.1.15		
5	WEEKLY REPORT FOR 40TH WEEK.DOC	Oct. 8 th , 2002	Reporter: Roger Chiu
İ	2002.10.8		
	ROGER_REPORT_1.DOC 2002.12.16	Dec. 16th, 2002	Reporter: Roger Chiu
6-1	714_2003.doc	Jul. 14 th , 2003	Conferee: Wen-kun Yang, DC Huang, Co Co Kow, Kathy Lin, Ben Lin
			Chairman: Bob Chen
			Conference Recorder: Bob Chen
· .			Copy Receiver: David Lin, Jalex Sun, MJ Chiu
	Weekly Report 030.doc	Jul. 21st ~Jul. 25th,	File Author: Bob Chen
6-3	PROJECT CODE_2003.DOC 2003.7.29	Jul. 29 th , 2003	Project Code Assigner: Wen-kun Yang
6-4	pscreport.ppt	Jul. 30 th , 2003	File Author: Bob Chen
6-5	20030801.doc	Aug. 1st, 2003	Chairman: Wen-kun Yang
	2006.6.26		Recorder: Bob Chen
			Participants: David · Eva · Yatzu · Ben · Alex Chen · Jalex Alex
6-6	MEETING MINUTES OF 300MM W.DOC	Aug. 8th, 2003	Copy Receiver: Eddy Mo · Yao Hung · David Lin · Liching Huang Participants: WK, Yao, Ben, Jalex
	2003.8.8	, , , , ,	
6-7	300MM WAFER HANDLING CASE.DOC	Sep. 22 nd , 2003	File Author: Wen-kun Yang
	2003.9.22		
6-8	300MM WAFER FOR WL-CSP PRO.XLS 2003.9.29	Sep. 29 th , 2003	
7-1	12TO8_A_FT.DOC	Oct. 3 rd , 2003	
	2003.10.6		· ·
	12轉8 SIMULATION.PPT 2003.10.9	Oct. 9 th , 2003	File Author: National Tsing Hua University
	300MM WAFER FOR WL-CSP TRLXLS	Oct. 16 th -17 th , 2003	Leader: David Lin · David Wang · Ben Lin
	12.DOC	Oct. 29 th , 2003	File Author: Wen-kun Yang
	2003.10.29	0 + 31 + 2003	Pite Andrew W Law V.
	WAFER LEVEL PACKAGING.PPT 200310.31 RDMEETING MINUTES ON 1106.DOC	Oct. 31st, 2003 Nov. 7 th , 2003	File Author: Wen-kun Yang File Author: Wen-kun Yang
	2003.11.7	1407.7,2003	The radius. Wen and Thing
8	掃瞄0004.PG		Photographer: David Wang
	2003.11.21	0.0	·
	SCAN0005.JPG · BY003 PSC 013UM 256M	Nov. 21st, 2003	Photographer: David Wang
9-1	921121.IPG	Nov. 21 st , 2003	News Paper: Commercial Times
	PRODUCT.DOC 2003.11.21		File Author: Eddy Mo
	· ·	•	·
	ENHANCED WLCSP_APIA.PDF	Dec. 4 th , 2003	File Author: Wen-kun Yang
	Wafer Level Technology_ACET.ppt IC Packaging.ppt		File Author: Wen-kun Yang
	2004.3.14		Procedure. Wen-kuit Tailg
10-3	YIELD ANALYSIS OF LOT_61_63.DOC	Mar. 31 st , 2004	Analyst: David Wang
	2004.3.31		
	TwinMOS出貨單.pdf 2006.6.27	Apr. 21 st , 2004	Client: TwinMOS (勤茂資通)
<u> </u>			

FO-WLP - Conception Date

Mar. 16th, 2001

Weekly report WWI 1-by Willy.

.- Analysis and List the potential MCU/Logic-Mixed Mode Customer.

... Date: 20/03/16-

After discuss with customer about our CSP application at MCU flogic-mixed mode

We need to conquer our CSP device Ball count (pin-count) limited by die size and the PAD area. If we can solve this weak points for MCUllogic-mixed mode device

application, that potential market will be wider ...

Size-3mm:x-3mm:is:normal-(not:small)-die:size-of:MCU-for-8":wafer-(0.35um), and: will-be-shrink-again.+

2.→Visit-Prolific(旺秋科技:USB-1394-MCU). Prolific is a pomntial customer for-their new-developing devices (USB2.0, 1394) need at least 400Mbps rate, the

Our-CSP-processing is avoided to grow Solder Ball at the PAD area currently. This will restrict the pin-count that may be necessary for customer application.

3. + Analysis the Die size 13:PAD 13: Pin-count of our CSP type for MCU application +

Please-make-a-consideration-to-develop-an-improvement CSP-flow-for MCU/Logic-mode-devices, and re-calculate-our-CSP-process-cost.

Try-to-Coat-1-or-2-layers-at-the-PAD-area,-and-can-grow-ball-on-the-PAD-area.....+

Weekly report WW11 by Willy

Date:90/03/16

1. Analysis and List the potential MCU/Logic-Mixed Mode Customer.



2. Visit Prolific(旺玖科技:USB 1394 MCU). Prolific is a potential customer for their new developing devices (USB2.0, 1394) need at least 400Mbps rate, the report.





3. Analysis the Die size vs PAD vs Pin-count of our CSP type for MCU application.



4. Analysis and study the Reliability data for CSP.

Best regards. Willy After discuss with customer about our CSP application at MCU/logic-mixed mode devices.



We need to conquer our CSP device Ball count (pin-count) limited by die size and the PAD area. If we can solve this weak points for MCU/logic-mixed mode device application, that potential market will be wider...

Size 3mm x 3mm is normal (not small) die size of MCU for 8" wafer (0.35um), and will be shrink again.

Most of the PAD of MCU devices still locate at the die sides(for QFP or SSOP... package type) and occupy a lot of die area. The percentage of these die area occupied by PAD for full die are more and more high for the fab process migration (0.35um> 0.25um>...)

Our CSP processing is avoided to grow Solder Ball at the PAD area currently. This will restrict the pin-count that may be necessary for customer application.

Please make a consideration to develop an improvement CSP flow for MCU/Logic mode devices, and re-calculate our CSP process cost.

Ex:

Try to Coat 1 or 2 layers at the PAD area, and can grow ball on the PAD area...

Market & Reliability WW14 Report

Date: 04/02/2001

By Willy

1. Updated: Analysis and List the potential MCU/Logic-Mixed Mode Customer.



2. Visit ELAN(義隆電子, Consumer, Toy, MCU...), the visit report.



- 3. Support to Analysis and verify the UV ERASER specification and requirement for Alliance FLASH CP project.
- 4. Analysis Reliability requirement for CSP, Search and find the MAXIM CSP (FAN-IN type, also without under-fill, applicants at RF, analog, SOC...) reliability requirement data as our Reliability requirement reference.
- 5. Analysis the possibility for our CSP to applicant at DDR bus terminal/power management market.

Best regards.

Willy

Affidavit of Facts

I, Willy Liaw (廖昱基), was a Marketing Manger of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

In my weekly reports I wrote on March 16, 2001 and April 2, 2001, I brought up WLP demand of market in the reports, and made a description of customer requirement for Fan-out WLP at the conference. I hereby attest that the reports and attachments are true.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Willy Liam

Date Sep. 11, 2006.

		÷		
Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness	
	FO-WLP patent document to patent lawyer	Sep. 6 th , 2001		
· ·		,	·	


:

FO-WLP Patent document to Patent lawyer date

目前在 CD 上的客案	Gradinario de la companio de la comp	istoria erregantematerres sures estados de la composição de la composição de la composição de la composição de	enska programa se	enaktion seinemponemengianengian kaladian kanakan mengan kanakan kanakan kanakan mengan mengan kanakan kanakan L ha r
M M M ACELJE	331 KB	331 KB Microsoft PowerPoin	2001/10/11 下午 06	目前在CD上的檔案
	276 KB	Microsoft Word 文件	2001月4上午09:36	目前在 CD 上的檔案
IC BACK-END TECHNOLOGY ROA	183 KB	Microsoft PowerPoin	20016/20上午99:56	目前在 CD 上的植業
[1] [2] [2] [2] [2] [3] [3] [4] [4] [4] [4] [4] [4] [4] [4] [4] [4	64 KB	Microsoft Word 文件	Misrosoft Word 文件 2000/6/12 上午 10:35	一目前在 CD 上的檔案
🖺 🛍 🛍 MAPER LEVELPACKACING (FAM	60 KB	Microsoft PowerPoin 2001/9/6 下午 12:19	2001.946 下午 12:19	目前使 CD 上的植物
(□) WLBI_E	140 KB	Microsoft PowerPoin 2001.245 T & 11.49	2001月5下午01:49	血配在CD 上的植味
WLP E	1,011 KB	Microsoft PowerPoin 2001/9/10 下午 12:51	2001月110下午1251	田哲在 CD 上的植物
(国) WLP_PICTURE	1,111 KB	Microsoft PowerPoin	2001.97 下午 05:16	目前在 CD 上的檔案
(国) WLPC_B	4,996 KB	Microsoft PowerPoin	2001月万下午01:31	目前在 CD 上的档案
(a) WLI_E	89 KB	Microsoft PowerPoin	2001/5/11 下午05:18	目前在 CD 上的植架
	54 KB	Microsoft Word 文件	2000/6/27 下午 07:10	目前在 CD 上的檔案
	80 KB	Microsoft Word 文件	20014/24 下午 12:13	目前在 CD 上的檔案
	Sept. 6th, 2001 document to Patent Lawyer	11 documer	nt to Patent	Lawyer


Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
3	WAFER LEVEL PACKAGING (FAN.PPT)	Sep. 6 th , 2001	File Author: Wen-kun Yang
	2001.9.6		
	FO-WLP patent document to patent lawyer	Sep. 2 nd , 2001	File Author: Wen-kun Yang
	WLP-FAN OUT.XLS		File Receiver: Vincent Chiang
	2001.9.2		
3-1	Official Document of Taiwan IPO	Sep. 25th, 2001	
	(includes the Application and Certificate)		
1			


FO-WLP Patent document contents to Patent lawyer (I)





Wafer Level Packaging (Fan out type) ACEBGA


August 2001 Advanced Chip Engineering Technology Inc. Patent pending (專利申請中)




















FO-WLP Patent document contents to Patent lawyer (II)

Do Roces Bowler Water Level Parlactus (But out true)	tache (In out true)	Sept. 2	Sept. 2 nd , 2001
	1	\	
the threaten	mohi	Re-mark	Materials
I Pharm etchingfor water curfice	RIE		
2 BCB - sph couting	cotte	5 - Outhidones	BCB
3 Alpads open (aligner asponur devalop)	mack	DIEL WARE CO	
4 Alpad 代籍命代金成理		itter-comment	はのは
Op Back ette grading	Orthder	weer this lanes 10 - 6 mile	gtink protes
5 walle sewing	SAME		
12" at 8" glass withthanss 10-12mil			Ches, Cemetr, Silten
d achastm couting on glass outlet	contra c 計算器	fhidoness - 10a	Boay, Anylk Plenolk bussel
7 chty pick & place to glass surface	pick & place machine	see drawingther machine)	
8 curing the eitherston	מאמי		
9 eposy coating	coctar orprirar	10u 25uthickness on try the chip	
10 Au yads open (allener program develop) mask	meck		
Il curing the spony	OVER .		
12 Phanna etching for weder surface	RIE or chamical chant	Pads treetment	
13 solder paracting on the top of Peds	printer	所述(Manager Manager M	
14 IRre-flow	Rrt-flow	curing solder	
15 Phorns etchingfor weder surface	RIE	for transcommetting	
16 spuths the NVOs or 大路	Sputter or platting		
I's PR couting	contra		
18 Cuttece mack (aligner, augustus dave by)			
19 Curnes plating	plethgrachine		
20 Niphting or 大会			
21 PRImmon			
Z etching NVOs			
23 sposy coating, circut side	confin	curing	gren paint (spary modified)
24 spoy cathg, buck side top marking		pro-conte	gren paint (epasymodika)
25 createsthe sothermask		open solder pads	
26 solder ballplacement orpriviting	printer		
2) IRre-flow		solder curing	
finaltering	tester frober	using wala devitectuology	
28 latermerking	beermaka	post mark process	
29 sewing	SAWE	two cat process (mony & rigid)	
N pick Eplace wary at IR		for Shift	tray or tape & Red

The Process Flow for Wafer Level Packaging (Fan out type)

Confidential

Materials		BCB		鎮&金	optional process		Glass, Cermaic, Silicon	Epoxy, Acrylic, Phonolic butyral			Q														green paint (epoxy modified)	green paint (epoxy modified)							tray of tape & Reel
Re-mark	<u> </u>	5 - 6u thickness	切割線無BCB	inter-connect	wafer thickness 10 - 6 mils			thickness ~10u	see drawing(new machine)		$10u \sim 25u$ thickness on top the chip			Pads treatment	所填滿Pad洞	curing solder	for inter-connecting	•							curing	pre-mark	open solder pads		solder curing	using wafer level technology	post mark process	two cut process (epoxy & rigid)	for SMT
machine	RIE	coater	mask		Grinder	sawer		coater or 貼膜機	pick & place machine	oven	coater or printer	mask	oven	RIE or chemical cleaner	printer	R re-flow	RE	Sputter or plating	coater		plating machine				coater			printer		tester/prober	laser marker	sawer	
step	1 Plasma etching for wafer surface	2 BCB - spin coating	3 Al pads open (aligner, exposuer, develop)	4 Al pads 化镍 & 化金属理	Op Back side grinding	5 wafer sawing	12" or 8" glass w/thickness 10-15mil	6 adhesion coating on glass surface	7 chip pick & place to glass surface	8 curing the adhesion	9 epoxy coating	10 Au pads open (aligner, exposuer, develop)	11 curing the epoxy	12 Plasma etching for wafer surface	13 solder printing on the top of Pads	14 IR re-flow	15 Plasma etching for wafer surface	16 sputter the Ni/Cu or 化鎮	17 PR coating	18 Cu trace mask (aligner, exposuer, develop)	19 Cu trace plating	20 Ni plating or 化金	21 PR remove	22 etching Ni/Cu	23 epoxy coating, circuit side	24 epoxy coating, back side top marking	25 circuit side solder mask	26 solder ball placement or printing	27 IR re-flow	final testing	28 laser marking	29 sawing	30 pick & place to tray or T/R

Sept. 12th 200

The advantage of wafer level packaging by using the fan out type

- Can keep the same ball pitch once die shrink (independ on the die size)
- Only packaging the good dies (to reduce the cost)
 - Can build up the chip capacitor into the package
- Can do the multi chip packaging with small size
- Can do the wafer level final testing to reduce the testing cost
- Can using the existing tooling for either 8" or 12" wafer set-up
- Can using the solder as buffer to improve the reliability
- Can build up the dummy ball to improve the reliability
- Same FCE between Silicon and Glass (better reliability)
 Can using the existing equipment of packaging (wafer level packaging)
 - - ✓ No need the substrate or lead frame
- ✓ Can use the rigid based (glass, ceramic, silicon etc.) to improve the reliability

Affidavit of Facts

I, Wen-kun Yang(楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, before September 6, 2001, I have created the document of fan-out wafer level packaging and its process flow after discussion with other inventor (Dr. WP Yang). The document including the conception of structure, process flow of fan-out wafer level package, those two files "Wafer Level Packaging (Fan-out type)" and "The process flow for wafer level packaging (Fan-out type)" has been delivered to Mr. Vincent Chiang of Himark Counselors for creating the official document and filing the patent in Taiwan •


I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Well-

Date Sept. 11, 2006

3 - 1







中華民國專利證書

發明第 一七七七六六 號

發 明 名 稱:晶圓型態擴散型封裝之製程

專 利 權 人:裕沛科技股份有限公司

發 明 人:楊文焜、楊文彬


專利權期間:自中華民國 九十二年 五 月 十一 日 至 --- o 年 九 月二十四日止

上開發明業經專利權人依專利法之規定取得專利權


經濟部智慧財產局

中華民國





五



CERTIFICATE OF PATENT, Taiwan, R. O. C.

Certificate No.: 177766

Title of Invention: Fan-Out Wafer Level Packaging

Proprietor(s): Advanced Chip Engineering Technology Inc.

Inventor(s): Wen-Kun Yang, Wen-Ping Yang

Patent Period: May. 11th, 2003 - Sep. 24th, 2021

This is to Certify that, in accordance with the Patent Law, a Patent has been granted to the proprietor(s) for the invention above.

Notice:

In case of the patentee's failure of effecting the payment of a patent annuity in accordance with the Patent Law, the invention patent right shall extinguish from the day following the expiration of the original statutory period for such payment.

Tsai Lien-sheng

Director-General

Intellectual Property Office, MOEA

September 5th, 2003

Amended Date:

Application Date: Sep. 25 th , 2001	Serial No.: 90123655
Internal Class: H01L-23/02	

(Column above are filled by Taiwan IPO) Date:

		Patent Application 531854
1. Title of Invention	Chinese	晶圓型態擴散型封裝之製程
	English	Fan-Out Wafer Level Packaging
2. Inventors	Name	1. 楊文焜
	(Chinese)	2. 楊文彬
	Name	1. Wen-Kun Yang
	(English)	2. Wen-Pin Yang
	Citizenship	1. Taiwan, R.O.C. 2. Taiwan, R.O.C.
	Home Address	 No.47, Lane 6, Ankang St., Xian Shui Village, Hsinchu City 300, Taiwan (R.O.C.) No.112, Jhulian St., Hsinchu City 300, Taiwan (R.O.C.)
3. Applicants	Name	1. 裕沛科技股份有限公司
	(Appellation) (Chinese)	
	Name	1. Advanced Chip Engineering Technology Inc.
	(Appellation) (English)	
	Citizenship	1. Taiwan, R.O.C.
	Business	No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park
	Address (Firm)	HU-KOU,, Hsin-Chu 303, Taiwan, R.O.C
	Name of	1. 楊文焜
	Applicant's	
	Representative	
	(Chinese)	·
		1. Wen-Kun Yang
	Applicant's	
	Representative	
	(English)	

四、中文發明摘要 (發明之名稱:晶圓型態擴散型封裝之製程)

本發明是一種半導體封裝技術,特別是有關於利用擴散型 (fan out)晶 圓型態封裝製程製作封裝之方法。本發明包含切割晶粒後,經過篩選,將晶粒黏著於玻璃底座上,再將黏於晶粒上的金屬墊的 I/O接頭透過特殊材質與方式,將 I/O接頭植球的位置,以擴散型 (fan out)方式,將接觸點往外擴散到晶粒的邊緣甚至晶粒的外圍,此種接觸點往外擴散,由於有較大的範圍來植入 I/O植球,因此,一來可以增加 I/O植球的数目,增加更多 I/O接觸點,二來可以增加 I/O植球的数目,增加更多 I/O接觸點,二來可以增加 I/O植球的数目,增加更多 I/O接觸點,

英文發明摘要 (發明之名稱:)





修正

四、中文發明摘要 (發明之名稱:昌國型態擴散型封裝之製程)

用到8吋與12吋晶圆的封裝過程,又可以包含到晶粒與電容以及多晶粒 (multi-chip)或多種 被動元件,例如中央處理器、DRAM, SRAM等等在封裝底座的封裝過程。此外,白於所選用的底做為玻璃底座,不會產生減少不同層之間,由於材質使用的不同所引發的應力不平衡問題,增加其可靠度。

英文發明摘要 (發明之名稱:)



· 案號 00123655 · · 年 月 日 修正

本案已向

國(地區)申請專利

申請日期

案號

主張優先權

無

有關微生物已寄存於

寄存日期

夺存號碼

無

五、發明說明 (1)


發明領域:

本發明與一種半等體封裝有關,特別是有關於利用擴散型 (fan out)晶圓型態封裝製程製作封裝之方法。

發明背景:

早期之封裝技術主要以等線架為主之封裝技術,利用引腳做為訊號之輸入以及輸出。而在高密度輸入以及輸出場之需求之下,等線架之封裝目前已不符合上述之需求。目前:在上述之需求之下,封裝也超做越小以符合目前之趨勢,而高密度輸出/輸入端(1/0)之封裝也伴隨球矩陣排






五、發明說明 (2)

列封装技術(ball grid array;以下簡稱 BGA封裝)之發展而有所突破,因此,IC半導體承載的封裝超向於利用球矩陣排列封裝技術(BGA)。BGA構裝的特點是,負責 I/O的引腳為球狀較導線架封裝元件之細長引腳距離短且不易受損變形,其封裝元件之電性的傳輸距離短速度快,可符合目前及未來數位系統速度的需求。例如,於美國專利 E. S. Patent No. 5629835,由 Mahulikar等便提出一種 BGA之結構,發明名稱為 "METAL BALL GRID ARRAY PACKAGE WITH IMPROVED THERMAL CONDUCTIVITY"。又如美國專利 U. S. Patent No. 5,239,198揭露一種封裝形式,此封裝包含一組裝於印刷電路板上之基板,基板利用 FR4材質組成,該基板上具有一導電線路形成於基板之一表面。

此外,目前已經有許多不同型態之半導體封裝,不論是哪一種型態之封裝,絕大部分之封裝為先行切割成為個體之後再進行封裝以及測試。而美國專利有揭露一種昌圓型態 封裝,請 參閱, US5323051, 發 明名稱為

"Semiconductor wafer level package"。此專利在切割晶粒之前先行進行封裝,利用玻璃當作一黏合材質使得元件對於一孔中。 一遮蓋之穿孔做為電性連結之通道。因此,晶圓型態封裝為半導體封裝之一種趨勢。另外所知之技術將複數晶粒形成於半導體晶圓之表面,玻璃利用黏著物質貼附於晶圓之表面上。然後,沒有晶粒的那一面將被研磨以降低 其厚 度,通常 稱 做 背 面研磨(back





五、發明說明 (3)

grinding)。接著,晶圆被触刻用以分離IC以及暴露部分之黏著物質。

年

此外,以往之封裝技術領域中,I/O鋁墊部分是接於晶粒的表面,由於晶粒面積有限,I/O鋁墊在該有限面積下,將限制其鋁墊數目。再者,I/O鋁墊之間距過小將會造成訊號間的耦合 (signal coupling)或訊號間的干擾。

由於晶圓型態封裝將成為封裝技術之趨勢,本發明的主要特徵是取代以往晶粒表面上 I/O植球的位置,以擴散型 (fan out)方式,將接觸點往外擴散以提升較大的範圍來植入做為 I/O之植球,因此,其優點包含可以增加 I/O植球的數目,亦即增加更多 I/O,或是在晶粒朝白縮小化之趨勢下,保持 I/O之最小間距 (pitch)以防止過於接近所造成的訊號干擾 (signal coupling)與銲錫接頭過於接近所造成的銲錫橋接 (solder bridge)問題。

發明目的及概述:

本發明之目的為提供一晶圓型態擴散型封裝之方法。

本發明之另一目的為提供一種昌匱型態封裝以及其製程。

本發明之晶圓型態封裝製程包含提供,將切割過之晶圓 經過鈣選通過品質管制後的晶圓,選取好的晶粒





五、發明說明 (4)

(die),透過吸取與放置的動作重新排列於一新的玻璃底 座。並經由黏著劑 (adhesion)將各個晶粒黏著於上述底座 上。 晶粒 擺 至 於 玻 璃 底 座 上 , 使 晶 粒 間 的 距 離 (pitch)加 大,其目的是希望在後續封裝過程中多出來的空間能夠容 納 擴 散 型 (fan out)圓 錫 球 陣 列 (ball array)。此 擴 散 型 封裝技術可以提昇 I/O數目,或是在晶粒尺寸縮小情形 下,仍保持其理想間距 (pitch)以防止 [/0間之訊號干擾。 將進行封裝之晶圓正面(或第一表面)具有做為輸入輸出之 金屬墊,例如鋁墊(I/O pad or aluminum pad),該金屬 墊是做為內連線 (inter connect)之用,而且是利用光罩 (mask)經過校準 (alignment)、曝光與顯影 (developer)過 程形成於晶圓的上面。先行在晶圓與鋁墊的上面透過旋轉 塗 佈 機 (spin coater)旋 塗 (spin coating)ー 層 BCB絶 綠 層。接著,去除部分的 BCB,形成第一開口 (opening)以曝 露出下方的金屬鋁墊。接著,於鋁墊表面形成一化鎮/化 金(Ni/Au)膜層。接著,再將晶圓切割以形成個別之晶粒 單體。接著,將上述之晶粒經由篩選與品質檢驗合格後經 白具有吸附與放置功能的機械將晶粒配置於玻璃底座上面 以黏著物固定,並予以固化。

接著,全面性地填充一層第一環氣樹脂(EPOXY)於玻璃底座、晶粒、BCB與開口的鋁墊的上面。然後,經過完阻型經刻或化學藥劑以移除鋁墊上方的第一環氣樹脂,形成第二開口暴露鋁墊。接著,在爐(oven)內予以固化此第一環氧樹脂。接著,用銲錫(solder)以網印(printer)技





90123655

五、發明說明 (5)

術填滿該第二開口。

然後, 再上一層 鈦/銅(Ti/Cu)於 銲 錫 (solder)的 上 面。接著,在鈦/銅層上面以朝外擴散(fan out)的方式, 雷鍍 (plating)一定面積的銅等線、銅等線的位置,一端 是與鋁墊切齊,另一端以水平向方向朝外擴散 (fan out) 的方式牵引等線。在定義銅等線之光阻去除前,先電鏡一 化鎮或化金,之後去除光阻。然後蝕刻針/銅。接著,全 面性地塗佈 (coating)一層第二環氣樹脂 (epoxy)於銅導線 與下層環氣樹脂的上面,並以固化之步驟利用紫外線照射 或加熬處理以硬化上述之第二環氣樹脂。

然後,去除銅導線上面的部分第二環氧樹脂(epoxy) 並形成第三開口,其位置儘可能位於銅等線的外側(遠離 鋁墊的一邊)以利於製作擴散型(fan out)I/O結構。 接下來的步驟是,在第三開口上面形成一層鎮(Ni)層,接 著在第三開口處,線(Ni)層的上面,透過網印技術或植球 技術,植入焊錫球(solder ball),焊錫球經過此一封裝 過程設計後的位置,並不在金屬整的正上方,而是水平向 侧沿伸到金屬 鏊的侧邊上。最後,完成切割晶粒與底座玻 璃的步骤。

本餐明之結構如下:

一種晶圓型態擴散型封裝包含:絕緣基座;晶粒配置 於該絕緣基座之上,其中昌圓包含複數個鋁墊形成於其 上;BCB層,塗佈於晶粒表面:並具有複數第一開口暴露





五、發明說明 (6)--

複數鋁墊;銲錫填充於第一開口;第一環氣樹脂,塗佈於晶粒、絕緣基座以及BCB層之上;銅導線配置於第一環氣樹脂並與銲錫連接;第二環氧樹脂塗佈於銅導線之上並具有第二開口暴露部分之銅導線;錫球配置於第二環氧樹脂之上並填入該第二開口與該銅導線連接。

其中更包含銅種子層形成於第一銲錫之上,銅種子層包含鈦/銅(Ti/Cu)或線/銅(Ni/Cu)。其中更包含阻障或黏著層形成於鋁墊之上,阻障或黏著層之材質組成包含線/金(Ni/Au)。而錫球與該銅等線之介面包含線(Ni)。本發明將上述結構之封裝稱為ACE BGA。

發明詳細說明:

本發明揭露一種晶圓型態封裝(waser level packaging, WLP)以及製作晶圓型態封裝之方法,詳細說明如下,所述之較佳實施例只做一說明非用以限定本發明,首先參閱圖一,將經過測試以及切割過之晶圓經過篩選過品質管制後的晶粒,選取測試合格之晶粒(die)la,透過吸取與放置裝置將其重新排列配置於一新的玻璃底座 l(該底座可以是玻璃、陶瓷或矽晶),並經由黏著劑(adhesion)將各個晶粒黏著於上途底座 l上,該黏著劑厚皮大約 10μ m,該固化黏著劑的過程是利用旋塗機(spin coater)進行黏等動作。晶粒据至於玻璃底座上,晶粒間






王、發明說明 (7)

的距離 (pitch)加大,其目的是希望在後續封裝過程中具有充足之空間能夠容納潑散型 (fan out)圆錫球陣列 (ballarray)。此擴散型封裝技術可以提昇 I/0數目,或是在晶粒尺寸縮小情形下,仍保持其理想間距 (pitch)以防止 I/0間之訊號干擾。封裝的大小面積取決於後續製程完成後擴散型 (fan out)圓錫球陣列 (ballarray)之間的間距 (pitch)大小而定。在另一實施例中,該玻璃基座 1上也可以包含電容 (capacitor)1b配置於晶粒之侧,以提升滤波效果,如圖二所示。

以下所述封裝過程是從具有金屬整 (metal pad)的單一晶粒開始其封裝過程:

圖三中,將進行封裝之晶圓 2匹面(或第一表面)具有做為輸入輸出之金屬墊,例如鋁墊(I/O pad or aluminum pad)4,該金屬墊是做為內連線(inter connect)之用,利用光罩(mask)經過校準(alignment)、曝光與顯影(developer)過程,將金屬墊形成於晶粒的上面。接著,在晶圓上透過旋轉塗佈機(spin coater)旋塗(spin coating)一層 BCB絕緣層 8於晶粒 2與鋁墊 4的上面以保護晶粒,BCB的厚度大約為 5-10μ m。

接著,經過光罩 (mask)校準 (alignment)、曝光與顯影 (developer)過程以去除部分的 BCB 8,形成第一關口 (opening) 9以曝露出下方的金屬鋁墊 4.值得注意的是,此切割道 (scribe line)上亦被暴露且大於其切割道之寬





五、發明說明 (8) ----

度,以利於切割時不損及 BCB, 如園四所示。之後以電錠方式形成化鎳或化金 1 1於鋁墊 4之上。

經過切割,如圖五表示,將複數個晶粒 2a(此處晶團業經切割形成晶粒)經白篩選與品質檢驗合格後經由具有吸附與放置功能的機械將晶粒 2a擺置於玻璃底座 6上面,並透過黏著劑 7黏著於玻璃底座 6上面,接著在爐 (oven)內子以固化 (curing)。

接著,全面性地在玻璃底座 6、晶粒 2a、BCB 8與開口的鉛墊 4的上面全面性地填充一層第一環氣樹脂 (EPOXY) 10。接著,如圖六至圖七所示,經過光阻型蝕刻或化學藥劑以移除鋁墊 4上方的第一環氣樹脂 10,形成第二開口13,並曝露出下方的鋁墊 4。接著,在爐 (oven)內于以固化,此第一環氣樹脂 10,其厚度大約為 10-25 μ m之間 (這裡的厚度指的是在晶粒表面上的厚度)。

接著,接著將剩餘的環氣樹脂,以RIE電裝清潔晶粒 2a表面。至於上述的剩餘的環氧樹脂則以10表示。上述 之鎮/金(Ni/Au)或化鎮層 11可做為阻障層或是黏著層之功 用。

接著,在錄/盒(Ni/Au)或化錄層11上方的第二開口13內利用銲錫(solder)12以網印(printer)技術填滿該第二間口13。接著,以紅外線(IR)迴流(reflow)固化(curing)此銲錫(solder)12,然後,全面性地濺錠一層鈦/銅(Ti/Cu)19於剩餘的環氣樹脂10與銲錫(solder)12的上面,以作為銅種子層(seeding layer),如置八所示。





五、發明說明 (9)

接著,如圖九所示,以光隉 (未圖示)定義鋼導線圖案,利用電錢方式形成鋼導線於鈦/鋼 (Ti/Cu)19的上面,一端對準第二開口銲錫 12的內端 (晶粒的內側邊),而另一端以水平向方向朝外擴散 (fan out)的方式 (晶粒的內側邊),明確的講,也就是說銅導線 14的位置,一端是與鉛墊 4切齊,另一端以水平向方向朝外擴散 (fan out)來牽引導線,其與下層環氧樹脂 10 及銲錫 12的接觸面積較鋁墊 4的開口來的大,其目的主要是用來增加 I/O的植球區域面積,接著,在銅導線 14上面形成一層化镍 (Ni)層或化金層17以做為後續銲錫植球的黏著層,再移除光阻。並移除曝露於剩餘環氧樹脂 10 的上面部分鈦/鈳 (Ti/Cu) 19。

接著,如圖十所示,全面性地塗佈 (coating)一層第二環氧樹脂 (epoxy)16於銅導線14、線 (Ni)層 17與下層環氧樹脂10 的上面,並以固化之步驟利用紫外線照射或加熱處理以硬化上述之第二環氧樹脂 (epoxy),防止銅導線14被氧化。

接著,如圖十一所示,去除鋼導線 14與線 (Ni)層 17上面的部分第二環氧樹脂 (epoxy)16並形成第三開口 15,該第三開口 15的位置是在鋼導線 14與線 (Ni)層 17的上面,且儘可能位於銅導線 14的外側 (遠離鋁墊 4的一邊)以利於製作績散型 (fan out)1/0結構。

接著,如圖十二所示,接著在第三問口15處,線(Ni)層17的上面,透過網印技術或植球技術植入焊錫球(solder ball)18,由圖中明顯可見,焊錫球18經過此一





五、發明說明(10)


封装過程設計後的位置,並不在金屬墊4的正上方,而是 水平向侧伸到金屬整4的侧邊上。

接著,如圖十三所示,再經過紅外線(IR)迴流(reflow) 烘烤(curing)環氣樹脂,晶圓再傳送至晶圓型態測試裝 置中進行晶圓型態測試,例如最後測試(final testing) 以及切割 (sawer) 過程,並切割晶粒與晶粒間切割線 (scribe line)20與玻璃基座 6,以分離個別之封裝體。

本發明之製程較先前技術簡單,在未分割前以晶圓型 態進行測試,且在測試後可以沿著切割道切割成個別之昌 粒,以吸取放置裝置被置於玻璃基板之上完成晶圓型態擴 散型封裝 (waser level fan out packaging)。

置十四所示,為錄/金(Ni/Au)或化錄層 11、鈦/銅(Ti/Cu) 或 鎳 /銅 (Ni/Cu)19、鎳 (Ni)層 17各 黏 著 層 (glue layer)與 阻障層,在內連線的各個位置示意图。

圖十五所示,為單一晶粒的晶圓型態擴散型封裝(wafer level fan out packaging)成型的剖面圖。本發明也能將 晶粒電容 2 b納入封裝過程,圖十六所示,即為電容 2 b植入 到玻璃基座上與單一晶粒的晶圆型態擴散型封裝(wafer level fan out packaging)的成型剖面圖。在另一實施例 中,本發明也能將多晶粒 (multi-chip)或多種被動元件整 合納入封裝過程,圖十七所示,即為多昌粒 (multi-chip) 的封装运程中昌圆型態摄散型封装 (waser level fan out packaging)的剖面图,圖中2a、2c即代表不同之晶粒、此 種封裝方式可將多昌粒與多種被動元件整合封裝,形成系






五、發明說明(11)

統式封裝 (system in package)。

本發明的主要特徵是植基於晶團型態封裝,並使用擴散型 (fan out)方式將晶粒表面上 I/O植球的位置侧向延伸,其優點可以增加 I/O植球的数目;可以減少由於接觸點距 (pitch)過於接近所造成的訊號干擾問題。

本發明的主要優點如下:

- 1.如圖一所示,本發明之晶圓型態封裝之成本較傳統技術低,再藉由已測試及切割過之晶圓經過篩選,將通過品質管制後的晶粒,選取好的晶粒 (die),透過吸取與放置的動作重新排列於一新的玻璃底座,可以減少製作成本完成擴散型封裝。
- 2. 由於尺寸縮小原則,晶粒 (chip)亦隨之縮小,而為了使得晶粒間的距離 (pitch)仍然保持理想的距離 (以不影響到訊號傳遞耦合為原則),在本發明中是以晶固型態擴散型對裝 (wafer level fan out packaging),將 I/O線向外擴散,並將連線拉到晶粒外的區域,以增加銲錫圓球的數目及維持理想晶粒間的距離 (pitch)。
- 3. 本發明可以應用到 8吋與12吋晶圓的封裝過程。
- 4.本發明可以整合昌粒與電容於同一封裝單證。
- 5.本發明能將多晶粒 (multi-chip)或多種被動元件整合於同一單體,例如中央處理器、 DRAM, SRAM等等在封裝底座的封裝過程。
- 6.本發明能將環氧樹脂中之銲錫當作緩衝區(buffer zone),在後續製程中,減少不同層之間,由於材質使用





五、發明說明 (12)

應力不平衡現象。

的不同所引發的應力不平衡問題,增加其可靠度 (reliability)。

7.本發明的底座是玻璃,其材質與晶粒底材相同,由於材質中均含有矽材質,內者具有同樣的熱力膨脹係數
(thermal coefficient of expansion, TCE),不會產生

8.本發明的底座可以使用玻璃、灰石與矽晶 (glass, ceramic, silicon)以改善其可靠度。

9.本發明的封裝機械都是以現有機械設備進行封裝,可以省去額外添購的費用。

10.本發明可以增加銲錫圓球的數目,其中有些銲錫圓球當作樣本假輸出輸入端(dummy ball),此 dummy ball雖無訊號傳遞之功能卻可供作緩衝區(buffer zone)以減弱不同材質間的應力,減少封裝時晶粒龜裂的現象發生。

本發明以較佳實施例說明如上,而熟悉此領域技藝者,在不脫離本發明之精神範圍內,當可作些許更動潤 餘,其專利保護範圍更當視後附之申請專利範圍及其等同 領域而定。





圖式簡單說明

圖式簡單說明:

本發明的較佳實施例將於往後之說明文字中輔以下列 圖形做更詳細的闡述:

圖一為晶圈級封裝單一晶粒由晶圓切割後厚擺置於玻璃底座之示意圖。

圖二為昌圓級封裝具有電容的晶粒白晶圓切割後擺置於玻璃底座之示意圖。

圖三所顯示為本發明中具有金屬墊的晶粒的表面上形成一層 BCB保護層之示意圖。

圖四所顯示為本發明中去除部分 BCB保護層之示意圖。

圖五所顯示為本發明中·晶粒經過吸附與放置後黏至於底座之示意圖。

圖六所顯示為本發明中,全面性地填充一層第一環氣樹脂 之示意圖。

圖七所顯示為本發明中,經過光阻型蝕刻或化學藥劑以移除鉛墊上方的第一環氧樹脂之示意圖。

圖八所顯示為本發明中,用銲錫 (solder)以網印 (printer)技術填滿該第二開口之示意圖。

圖九所顯示為本發明中,顯示為透過校準、曝光與顯影電鍍 (plating)一定面積的銅導線之示意圖。。

圖十所顯示為本發明中,為全面性地塗佈 (coating)一層 第二環氧樹脂 (epoxy)之示意圖。

圖十一所顯示為本發明中,去除銅導線上面的部分第二環





圖式簡單說明

氧樹脂 (epoxy)16並形成第三開口之示意圖。

圈十二所顯示為透過網印技術或植球技術,植入焊錫球之示意图。

圖十三所顯示為切割晶粒與晶粒間切割線與玻璃基座之示意圖。

圈十四所顯示為昌粒上各阻障層的相關位置示意圖。

固十五所顯示為單一晶粒的晶圈型態擴散型封裝成型的剖面圖。

圖十六所顯示為電容植入到玻璃基座上與單一晶粒的晶團型態接散型封裝的成型剖面圖。

圈十七所顯示為為多晶粒的封裝過程中晶圓型態擴散型封 裝的剖面圖

元件符號對照

晶粒 la

電容 1b

晶 图 2

晶粒 2a

電 容 2b

晶 粒 2 c

鋁墊 4

玻璃底座 6

黏著劑 7

BCB絕 綠 層 8



案號 90123655 年 月 日 修正

圈式簡單說明

環氧樹脂 10

剩餘的環氧樹脂10'

化镍/化金 11

銲 錫

12

第二開口 13

銅導線 14

環氧樹脂 16

線層 17

焊錫球 18

鈦 /銅 19

晶粒間切割線 20



申請專利範圍:

1.一種晶圓型態擴散型封裝之製程,該晶圓型態擴散型封裝之製程包含:

提供具有複数晶粒形成於其上之晶圓;

测試該晶圓上之複數晶粒並標記合格之晶粒;

旋塗 BCB絕緣層以保護該晶粒;

去除部分的該 BCB層 ,形成第一開口以曝露出該晶粒上之金屬鉛墊;

切割該晶圓以分離該複數晶粒:

經篩選通過品質管制後的晶粒,透過吸取與放置的動作重新排列配置黏著於一絕緣底座之上;

全面性地填充一層第一環氣樹脂於該絕緣底座、該晶粒、該 BCB與該第一開口的該鋁墊上;

固化該第一環氧樹脂;

濺鏡一阻障層於該該鋁墊的上;

以綱印 (printer)技術用銲錫在該阻障層上並填滿該第二間口:

形成銅種子層於銲錫及第一環氣樹脂之上;

利用一光阻電鏡一定面積的銅等線於該銲錫與該阻障層之上;

形成化镍或化金於铜等線之上;





去除光阻;

全面性地塗佈 (coating)一層第二環氧樹脂 (epoxy)於該鋼導線之上;

固化上述之該第二環氧樹脂;

去除該銅導線上部分該第二環氣樹脂並形成第三開口;

植入焊錫球於該第三開口;以及

切割該絕緣基座用以分離個別封裝單體。

- 2.如申請專利範圍第1項之晶圓型態擴散型封裝之製程, 其中在形成上述銅導線之前更包含濺錢一銅種子層於該銲 錫與該第一環氧樹脂上面。
- 3.如申請專利範圍第 1項之晶圓型態擴散型封裝之製程, 其中該黏著晶粒於該底座的過程,更包含在爐內于以固化該黏著劑。
- 4.如申請專利範圍第 1項之晶圓型態擴散型封裝之製程, 其中該 BCB絕緣層之厚度大約為 5-25 μ m。
- 5.如申請專利範圍第 1項之晶圓型態擴散型封裝之製程, 其中該蝕刻該第一環氣樹脂,以形成該第二閘口的過程, 是藉由光阻型蝕刻或化學藥劑進行。
- 6.如申請專利範圍第5項之昌圓型態擴散型對裝之製程,



其中形成上述第二開口之後,更包含以RIE電漿清洗晶粒表面。

- 7.如申請專利範圍第1項之晶圓型態擴散型封裝之製程,該阻障層之材料包含錄/銅或化錄層。
- 8.如申請專利範圍第1項之昌園型態擴散型封裝之製程,完成上述網印 (printer)技術後,更包含以紅外線 (IR)迴流固化該銲錫。
- 9.如申請專利範圍第2項之晶圓型態擴散型封裝之製程,其中上述之銅種子層包含鈦/銅。
- 10.如申請專利範圍第1項之昌圓型態擴散型封裝之製程,其中固化該第二環氧樹脂之步驟係包含利用紫外線照射或加熱處理。
- 11.如申請專利範圍第 1項之晶圓型態擴散型封裝之製程,其中上述植入於該第三開口的之焊錫球係採用網印技術或植球技術。
- 12.如申請專利範圍第1項之昌圓型態擴散型封裝之設程,其中更包含電容配置於該晶粒之側並排於該玻璃底座上。



六、申請專利範圍 -

13.如申請專利範圍第 1項之昌區型態擴散型封裝之製程,其中更包含另一昌粒配置於該晶粒之側並排於該玻璃底座上,形成多晶粒 (multi-chip)封裝結構,該另一晶粒包含但不限於 CPU, DRAM, SRAM等元件。

14.如申請專利範圍第1項之晶圈型態擴散型封裝之製程,其中上述絕緣底座包含玻璃。

15.如申請專利範圍第1項之昌圓型態擴散型封裝之製程,其中上述絕緣底座包含陶瓷。

16.如申請專利範圍第1項之昌圖型態擴散型封裝之製程,其中上逃絕緣底座包含矽晶。

17.一種晶圓型態擴散型封裝,包含:

绝缘基座;


晶粒,配置於該絕緣基座之上,其中該晶圈包含複數個鋁墊形成於其上;

BCB層,塗佈於該晶粒表面,並具有複數第一開口暴露該複数鋁墊;

銲錫,填充於該第一開口:

第一環氧樹脂,塗佈於該晶粒、該絕緣基座以及該 BCB層之上;

銅導線,配置於該第一環氧樹脂並與該銲錫連接;



第二環氣樹脂,塗佈於該銅導線之上,並具有第二開口暴 露部分之該銅導線;及

錫球,配置於該第二環氣樹脂之上並填入該第二開口與該銅導線連接。

18.如申請專利範圍第17項之昌圓型態擴散型封裝,其中更包含銅種子層形成於該第一銲錫之上。

19.如申請專利範圍第 18項之昌圓型態擴散型封裝,其中上述銅種子層包含鈦/銅(Ti/Cu)。

20.如申請專利範圍第 18項之晶圓型態擴散型封裝,其中上述銅種子層包含錄/銅(Ni/Cu)。

21.如申請專利範圍第17項之晶圓型態演散型封裝,其中更包含阻障或黏著層形成於該鋁墊之上。

22.如申請專利範圍第 21項之晶圓型態擴散型封裝,其中該阻障或黏著層包含線 /紹 (Ni/Al)。

23.如申請專利範圍第 17項之昌圓型態擴散型封裝,其中該錫球與該銅導線之介面包含線 (Ni)。


24.如申請專利範圍第17項之晶圓型態擴散型封裝,其中




更包含一電容配量於該晶粒之側。


25.如申請專利範固第17項之晶圓型態擴散型封裝,其中更包含另一晶粒配置於該晶粒之側。










第二頁



第一頁







第6頁

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
4	New_Technology.ppt	Jan. 15th, 2002	File Author: Wen-kun Yang
	2002.1.15		
		1	

• [4] [1.00 of 1.00 in a

designation to be a present or com-

April 18



Advanced Chip Engineering Technology Inc



新技術發表

裕沛科技股份有限公司 January 16th, 2002

KCID/CSIP裁術蓋圖


此資料取自於 EIAJ 在1999年8月份 發行的 <u>Japan Jisso Technology</u> <u>Roadmap 1999</u>, P235 & P233

Table: KGD/CSP Technology Roadmap Table: KGD/CSP Technology Roadmap 1998 2006 2005 2005 2010 Manay EARAM-GAD DEARAN-SAL DEARAND DE

製造技術藍圖

Table: IC Back-end Process Flow Roadmap

LIFT ACCOUNT OF THE PROPERTY O



Advanced Chip Engineering Technology Inc. Development status

- The first WL-CSP (daisy chain)announce in Feb. 2001
- The first 64M SD WL-CSP announce in May. 2001
- The first 128Mbyte DIMM announce in August 2001
- The first WLPC for WLFT announce in Sept. 2001
- Completed the WLP production set-up in Nov. 2001
- The first 128M SD WL-CSP announce in Dec. 2001
 The first 256M byte SO-DIMM announce in Dec. 2001
- The first 256M DDR WL-CSP announce in Dec. 2001
- The first 512Mbyte DDR DIMM available on 1/16

New Technologies:

Wafer Level Technologies

- l Wafer Level Burn In Suitable for memory product
- 2 Wafer Level Packaging (ACECSP, ACEBGA)
- 3 Wafer Level Testing
 Wafer Level Probe Card (WLPC) For wafer sort, wafer level final speed test, wafer sort after bumping.
- 4 Wafer Level Board Assembly Process

Wafer Level Burn-in


ACE Technology Inc.

Wafer Level Burn-in


- Evolution Technology
- Good for DRAM, SRAM, Embedded Memory, Flash memory
- Need the build in circuit (design in)
- Dedicated burn-in system(64 DUTs)
- · Burn-in the chip in wafer form
- · Real time feedback the result to wafer process


WLBI Technology


- Using the existing methodology high voltage, high temperature, dynamic cycle.
- Detect the Infant Mortality defect at early
- · Design the burn-in mode to turn on-
 - Whole word lines simultaneously
 Whole bit lines simultaneously
- Stress the peripheral circuit
- · Dedicated burn-in test system





	Wafer Level Burn-In vs. Traditional Burn-In			
	<u>Stans</u> Burn-in Duration	<u>WLEI</u> ≺1 minutes	IBI 24 hours	
~	Loader/Off-loader	No Need	4 - 8 Hours	
~	B/I voltage	Adjustable	Fix	
~	Lot trace-ability	Simple & Resi time	Complicated	
~	B/I system	Simple & low cost	Complicated & high cos	
~	Q'ty/ Batch	32 or 64 DUTs/time	5k - 12kpcs/oven	
~	Tooling	Probe card, low cost	Socket & BIBs & C/Ks	
~	Bl Ctrcadt(Chip)	Nood built in circuit	No med	
~	Automation	Simple & low cost	Complicated & high cos	















The advantage of ACE WLP


- Real Chip Size Package -No under-fill
- (same ball pitch ACEBGA)
- Can do Wafer Level Final Testing
- The lowest cost simple tooling & material
- Die shrink Change mask























The Wafer Level Difference_ Water Lord Packaging → Water moved directly to packaging → ICs packaged in fib Traditional IC Packaging √ Wafer probed, dices, and sorted ✓ ICs packages away from feb √ ICs are packaged one at a time. ♦ ➤ ICs are packaged all at once (by wafer & lot) ✓ Born in performed in sockets Burn in performed on water(WLBI) Power and ground distributed in Package ✓ Power and ground taken from PCB ♦ Device tested once (Wafer level final test) ◆ Lower external I/O possible ◆ Reduced power requirements √ High pin counts required √ High power sequired √ All function in the chip No substrate possible (lower I/O) Lead inductance nearly eliminated √ More complex substrate rec ✓ Lead inductance concerns ✓ Longer cycle time ✓ Higher cost ♦ ➤ Shorter cycle time (1.5 Days)








Wafer Level Probe Card

- · Vertical type probe card
- · Making by Chemical Process
- Can probe Al bonding pads
- Can probe Solder Balls (WL-CSP)
- Using current probing set-up
- · Can build up high pin count probing
- Suitable for high speed, high power probing




WLPC 2x8 devices (128MSD) for T5335P



WLPC (pogo pins type) 8 devices for T5382A

The Advantage by using wafer level

- Reduce the Cycle time in Back-end
 - From 14-20 days to 5-7 days
- Simple Tooling Probe Card & Masks
- · Prevent the process errors in advance
- · Reduce the Back-end cost
 - Reduce the tooling & machine & socket
 - Reduce the machine index time
 - Reduce the materials



KGD/CSP Solution

- · Using Wafer level process technology
 - Wafer level probe card solution
- · Speed sorting at wafer level
- · Performance evaluation at wafer level
- · Perform wafer level burn-in for die sale -Quality
- Die sorting by using wafer mapping
- · Can test wafer after bumping
- · Easy handling during process wafer form

裕沛科技以自行研發的新製造技術提供半導體產業在後段製程(封裝、測試、組裝 -輕、薄、短、小、高速、高輕合)與微機電產品等完整的技術與服務。 ACE is your long term Partner。

Thanks

Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on January 15, 2002. I have completed the file "New_Technology.ppt", it has been used as presentation file during the open house of ACET on Jan. 16th, 2002 once Advanced Chip Engineering Technology Inc. has moved to his own building in Industrial Park and to announce the new technology during the open house. At that time, I chair the open house and also present the file.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Dekey

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
5	WEEKLY REPORT FOR 40TH WEEK.DOC 2002.10.8	Oct. 8 th , 2002	Reporter: Roger Chiu
٠.	ROGER_REPORT_1.DOC 2002.12.16	Dec. 16th, 2002	Reporter: Roger Chiu

FO-WLP - Project development starting Date

3. · Project·Update·→ 2. - Key-Issue+ 7

What is the curing profile after edheston, it is very importance parameter - WK.

Here's bonding project

... **.Discuss .with the wefer .bonding .mechine . vendors .for . ↓ ..**. Send. the: wafer.bonding.machine.buyoff.specs.for.+Need.more.experimental.data.to.support.the.best. * Send the production line for the review of the +unnredisted.bonding.wafer.problems...+ **rexyem

Working week 40 /2002 On Oct. 8th, 2002 RD report



TO TOTAL DE OFFICE CENTRE

.....maching.design....

.. ** Contact-the inspection company for the characterization+

.. ** Not. much. time. I. can. spend. on. this. project.....gf.the.precise.die.placement...+

4. - Plen · to · do · +

...**.Wafer.bonding.pxoject.....about.time.to.make.a.machine.+

...*** Hore · FO - WLCSP · SUKKEX....

Weekly report for 40th week

Oct. 8th, 2002

1. Highlight:

- ** We found the Si (300 um) + glass (200 um) has good adhesion but big warpage, about 500 um of warpage. We think that the warpage is coming from glass, the glass CTE from the glass vendor is about 4.5x10 (-6), by calculation, this CTE won't cause warpage of more than 50 um for 8 inch wafer, (Si CTE ~ 3x10 (-6)), something is wrong with the real CTE, need time to confirm what's wrong.
- 2. Key Issue

Project Update

What is the curing profile after adhesion, it is very importance parameter. WK

Water bonding project::

- ** Send the production line for the review of the unpredicted bonding wafer problems .
 - ** Send the wafer bonding machine buyoff specs for review .
 - ** Discuss with the wafer bonding machine vendors for more specs . Wait for quotation form some company . Need more experimental data to support the best machine design .

FO-WLCSP project of

- ** Contact the inspection company for the characterization of the precise die placement .
- ** Not much time I can spend on this project .
- 4. Plan to do

** Wafer bonding project , about time to make a machine contract with the vendor , and release the PO .

** More FO-WLCSP survey .

Dec. 16th, 2002

Roger_Report_1

We have talked about using real wafer (4 Mb DRAM or something) as the test vehicle for the precise die placement verification , please let me know how could I get the test vehicle ???

I am planning to send them to the machine vendor for prototyping .

Amkor Expanding VisionPak Image Sensor Packaging for a Growing Market

CHANDLER, Ariz. -- Nov. 5, 2002--Amkor Technology (Nasdaq: AMKR) is expanding its VisionPak(TM) CMOS image sensor assembly capabilities in order to meet increasing demand for high quality, video and digital camera features in digital and PC cameras, cell phones and other hand-held applications.

Industry analyst In-Stat estimates the market for CMOS image sensors will increase rapidly from 19 million units in 2001 to 35 million units in 2002 and more than 140 million units in 2005. The most significant growth should occur through the integration of image sensors into cell phones, where In-Stat estimates the market will explode from 3.8 million units in 2001 to 10 million units in 2002 and more than 62 million units in 2005. Amkor estimates that approximately 60% of CMOS image sensor packaging is presently outsourced.

Amkor has been expanding its vision sensor capabilities through a state-of-the-art assembly facility in Taiwan that is now in high volume operation. For 2002, Amkor expects to produce more than 4 million VisionPak CMOS image sensor packages, representing approximately 13% of the total CMOS image sensor market and 22% of the outsourced market, making Amkor the largest outsourced supplier of CMOS image sensor packaging outside of Japan.

Amkor offers the growing CMOS image sensor market two types of vision package technologies. The first is a traditional image sensor package called a ceramic leadless chip carrier, or CLCC. This cavity style package is generally a single chip solution, but can be adapted for multi chip. Amkor established its VisionPak CLCC product line in late 1999 through close collaboration with a major U.S.-based supplier of CMOS image sensor devices.

With the knowledge gained in the early development of its CLCC sensor packages, Amkor expanded the scope of its image packaging solutions to provide a second, more advanced type of vision package: the fully integrated camera module. The VisionPak camera module

typically consists of multiple components including CMOS image sensor die, passives, infrared filter glass, lens mount, and lens barrel, and sometimes a separate driver IC.

Amkor expects to produce more than 300 thousand VisionPak camera modules in 2002 and recently expanded its VisionPak camera module assembly facility in Taiwan.

Amkor's proprietary module assembly process implants lens assemblies onto the module housing and substrate. Then Amkor uses focus-and-lock testing technology to create a fully integrated image sensor assembly and focus line that optimizes the production flow and reduces cycle time. Amkor's integrated process leverages the company's existing infrastructure for wire bond and surface mount assembly.

Camera modules are typically customized to the customer's end-product application. CMOS image sensor modules are available in CIF, VGA, and in the future, MEGA pixel formats, depending on the design of the silicon die inserted into the package. The modules typically use the higher density VGA format, which capture video and/or photographs. By using the higher density image sensor die in its VisionPak, Amkor is able to increase the image quality without increasing the dimensions of the package.

"Camera modules have traditionally been produced internally by the large Japanese electronics companies. We've been working hard to develop innovations that will help reduce the packaging and focus costs for camera modules, which in turn should promote more outsourcing," said Mike Steidl, vice president of Amkor's advanced product development. "We believe our image sensor assembly and test capabilities should position Amkor to capture an attractive share of the rapidly growing market for portable imaging applications."



value-added market.

For a 2x 2 mm die size image sensor chip , the current package size is PLCC 9x9 mm, each package market price is about 20 NTD . That means , each 8 inch image sensor wafer has a package price of about 3600 USD (You can't imagine this is true , and the package price is even higher than the wafer price) . If we fan out 2x2 mmto 5x5 mm FO-WLCSP , we need 6.25 FO-WLCSP , that means , each FO-WLCSP can have a price of 576 USD , this will be much attarctive and profit-gaining market than the mini BGA . So , if you are talking about FO-WLCSP , this is more likely the



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	邱肇廷	出生日期	民國50年03月11日
Name	Roger Chiu	Date of Birth	11-Mar-61
身份證字號	H120099421	性 別	男
I.D. No		Sex	Male
服務部門	研發一處	職 稱	工程師
Department	R&D I Div.	Job Title	Engineer
到職日	民國91年04月08日	離職日	民國92年02月06日
Date of Employment	08-Apr-02	Date of Leaving	06-Feb-03
備 註 Remark	空白 Ni l		
	4 00		

上述各項屬實,特此證明。

his is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

沙址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
6-1	714_2003.doc	Jul. 14 th , 2003	Conferee: Wen-kun Yang, DC Huang, Co Co Kow, Kathy Lin, Ben Lin, Eva Chiou, Alex Chen, Yatzu Wu
			Chairman: Bob Chen
			Conference Recorder: Bob Chen
•			Copy Receiver: David Lin, Jalex Sun, MJ Chiu
6-2	Weekly Report 030.doc	Jul. 21st ~Jul. 25th, 2003	File Author: Bob Chen
6-3	PROJECT CODE_2003.DOC 2003.7.29	Jul. 29 th , 2003	Project Code Assigner: Wen-kun Yang
6-4	pscreport.ppt	Jul. 30 th , 2003	File Author: Bob Chen
6-5	20030801.doc	Aug. 1 st , 2003	Chairman: Wen-kun Yang
	2006.6.26		Recorder: Bob Chen
			Participants: David , Eva , Yatzu , Ben , Alex Chen , Jalex , Alex Long
			Copy Receiver: Eddy Mo, Yao Hung, David Lin, Liching Huang
6-6	MEETING MINUTES OF 300MM W.DOC 2003.8.8	Aug. 8 th , 2003	Participants: WK, Yao, Ben, Jalex
6-7	300MM WAFER HANDLING CASE.DOC	Sep. 22 nd , 2003	File Author: Wen-kun Yang
	2003.9.22		·
6-8	300MM WAFER FOR WL-CSP PRO.XLS 2003.9.29	Sep. 29 th , 2003	
			

ا توموند

FO-WLP – Project development Meeting contents

July 14th, 2003 Chair by: Bob	調宗森· 孫文彬	林源斌,吳雅慈、,林明耀,孫文梯+ 「周玲如,林明耀」	吳雅慈,林源斌,陳世立,陳田立,黃德權,林源斌,	
<u> </u>	· 髓· 鞣	林明耀和明神	海 海 海 海 海 海 海 海 海 海 海 市 河	休館券 漢田女 文
會議內容→ 1 計會目的→ 2 目前進度說明. (可允性配估·)→ 3 預計量產進度說明. (Q4量產·)→ 4 研發資源需求. (人力及設備·)→ 5 各部門配合事項說明. (12 "wafer,. 玻璃基板及砂膠備料·)→ 6 討論及結論事項。	決	* 2. 量産製程開發。 * 4. 3. 何賴度樣品及測試。	4·工程及研發人力削配協詢。 4·數程人員補充及培訓。	→ 6.PSC聯絡窗口→ → 7.研發計畫進度控營→

ACE

裕沛科技股份有限公司

內部會議記錄

2003

會議	12" to	8" 計畫協	調說明會		時間	7月14日7	午2時
名稱					地點	503	
召集單	位及:	E席 陳世	扩		記錄	陳世立	
重要出人員	重要出席 楊文焜,黃德權,寇宗森,林誼芳,林源斌,周玲如,陳昊天,吳雅慈 人員 陳世立				,吳雅慈,		
副本分	副本分送 林明輝,孫文彬,邱梅珍						
附件	附件						
'n	央議事	項			承報	幹人員	應结日期

File: 714.doc



裕沛科技股份有限公司 內部會議記錄

會議內容 1. 計畫目的 2. 目前進度說明 (可行性評估) 3. 預計量產進度說明 (Q4量產) 4. 研發資源需求 (人力及設備) 5. 各部門配合事項說明 (12"wafer, 玻璃基板 及矽膠備料) 6. 討論及協調事項 7. 決議及結論 |決議及結論 寇宗森, 孫文彬 1. 玻璃基板及矽膠光阳等新材料備料 林源斌,吳雅慈, 2. 量產製程開發 林明輝,孫文彬 周玲如,林明輝 3. 信賴度樣品及測試 吳雅慈, 林源斌, 4. 工程及研發人力調配協調 陳世立 黃德權,林源斌 5. 製程人員補充及培訓 林誼芳 6. PSC聯絡窗口 陳世立 7. 研發計畫進度控管 附註:濺鍍站因設備自動進料零件尙未收到, 邱梅珍預計八月後再調回RD1,目前排 列晶片工作以加班方式進行。

附註: 紅字日期為延遲完成之日期

批

一示

I, Bob Chen (陳世立), was a RD Center Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

In 2003, Mr. Yang assigned me to be the project leader of new technology development -FO-WLP. At 2:00pm, on July 14, 2003, I hosted the meeting for Fan-out wafer level packaging (i.e. 2G Technology). I made the statement about project process executing and manpower arrangement in the meeting minutes. I hereby attest that the content of minutes I wrote is true.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Boli Chen
Date Sep. 11. >006

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on July 14, 2003. I have attended the meeting that chaired by Mr. Bob Chen who is the project leader of Fan-out wafer level packaging, during the meeting Bob has assigned the team members and his responsibility. At that time, I am the CEO/Chairman of this company and assign Mr. Bob Chen as project leader of new technology development – FO-WLP •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Date Sept. 11, 2006

I, Kathy Lin(林誼芳), am a Project Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 14, I attended the meeting for 12" transfer 8" FO-WLP Project. In that project, my duty was the window of wafer supplier.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Kathy Lin

Date Sept. 14. 2006.

I, Ben Lin(林源斌), am a Assistant Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, in Year 2003, I was responsible for engineering and manpower coordination in 12" transfer to 8" FO-WLP Project. And on July 14, 2003, I attended the project review meeting that Bob chaired.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Philipped Ben Lin

Date

I, Jalex Sun (孫文彬), am a Technical Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, July 14, 2003, I didn't attend the meeting for 12" transfer 8" FO-WLP Project. After meeting, I got the minutes for the meeting conclusion.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature $\frac{215 \text{ M}}{\text{M}}$ $\frac{\text{M}}{\text{M}}$ $\frac{\text{Sun}}{\text{M}}$

I, Yatzu Wu (吳雅慈), am a Product Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 14, 2003, I took part in the meeting of 12" transfer to 8" wafer FO-WLCSP. I was in charge of lithography part in process development.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature FEE Lapen Un

Date $\frac{9}{69/15}$

I, MJ Chiu (邱梅珍), am a Senior Technician of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, July 14, 2003, I didn't attend the meeting for 12" transfer 8" FO-WLP Project.. After meeting, I received the minutes.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature 3 \$ \$ 3 7 MJ. Chia

Date 95 66



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	黃德權	出生日期	民國50年07月26日
Name	DC Huang	Date of Birth	26-Jul-61
身份證字號	J122648503	性 別	男
I.D. No		Sex	Male
服務部門 Department	行政支援處 Administration Supporting Div.	職 稱 Job Title	資深處長 Senior Director
到職日	民國90年10月15日	離職日	民國94年05月10日
Date of Employment	15-Qct-01	Date of Leaving	10-May-05
備 註 Remark	空白 Ni l		

.述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

《山北:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	寇宗森	出生日期	民國51年2月11日
Name	Co Co Kow	Date of Birth	11-Feb-62
身份證字號	J220158786	性 別	女
I.D. No		Sex	Female
服務部門 Department	採購/進出口部 Purchasing/Import& Export Dept.	職 稱 Job Title	經理 Manager
到職日	民國89年5月15日	離職日	民國95年3月10日
Date of Employment	15-MAY-00	Date of Leaving	10-Mar-06
備 註 Remark	空白 Ni l		

述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

边址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	周玲如	出生日期	民國59年01月22日
Name	Eva Chou	Date of Birth	22-Jan-70
身份證字號	J220173854	性 別	女
I.D. No		Sex	Female
服務部門	先進技術研發處	職 稱	技術經理
Department	Advanced Technology Div.	Job Title	Technical Manager
到職日	民國89年04月17日	離職日	民國95年07月28日
Date of Employment	17-Apr-00	Date of Leaving	28-Jul-06
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

△ 2址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	陳昊天	出生日期	民國61年07月28日
Name	Alex Chen	Date of Birth	28-Jul-72
身份證字號	G120620845	性 別	男
I.D. No		Sex	Male
服務部門	測試工程部	職 稱	經理
Department	Testing Engineering Dept.	Job Title	Manager
到職日	民國89年04月21日	離職日	民國94年05月06日
Date of Employment	21-Apr-00	Date of Leaving	06-May-05
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

fhis is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

电址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	林明輝	出生日期	民國62年03月17日
Name	David Lin	Date of Birth	30-Aug-76
身份證字號	K120404657	性 別	男
I.D. No		Sex	Male
服務部門 Department	製程工程處 Process Engineering Div.	職 稱 Job Title	技術副理 Technical Assistant Manager
到職日	民國90年02月26日	離職日	民國94年11月30日
Date of Employment	26-Feb-01	Date of Leaving	30-Nov-05
備 註 Remark	空白 Ni l		

述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

也址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.

90年7月21日~7月25日

2003

週、::30

工作调

Ш 5 實際出勤日數:

目標項目或	*	韓	換	4	X.	L	1		
作項目(名)		楔	就 明	業	苯	er e		<u>√</u>	人 下期損定工作重點及其他說明
1 WI CSP RIB	1	與KYEC安	非檢驗高溫	in 情汤	自温图	B 1	RD1 / RD2	02	選一個
		砂油洩漏,無	無法加壓・	矽油洩漏,無法加壓,需重新製作彈簧夾具。	籔夾 具。			•	與 KYEC 安排高溫 bum-in 時間。
								•	檢驗高溫 bum-in 情況。
								•	PCB 重新 layout / 發包 / 製作。
								•	WL-CSP burn-in 測試/驗收。
2.12' to 8' Wafer	•	第一片進行至 SM 顯影。	E SM 顯影	0				•	玻璃基板延期交貨(7/31)。
FO-WLCSP	•	完成(第二片)		SINR 長方形開孔設計,顯影	十,顯影			•	調整晶片間隙填充矽膠網板設計,消除氣泡
		情況、良率及精確度良好。	2精確度良	好。			RD1		包覆影響 。
								•	修改光單及治具對位記號。
								•	Wafer切割評估。
								•	完成 ink die WLCSP 製程評估。
								•	,製作玻璃光單。
								•	软購 PSC 12" 0.13 u 256 M DDR good die。
								•	進行 good die WLCSP 製程良率評估。
								•	進行 pkg. 及 on board 信賴度評估。
3. 8' Wafer with	•	收到兩種 UV	7 矽膠樣品	收到兩種 UV 矽膠樣品及 300u wafer。				•	, 印刷三種 UV 矽膠圖案,並進行貼合玻璃基
Glass	•	完成三種網	反印刷圖案	完成三種網板印刷圖案設計並發包。					板測試。
Substrate								•	進行 BCB / sputter / plating / solder ball
									mount 等標準製程參數側試。
									Wafer 切割評估。
									設計玻璃基板貼合治。
٠								•	進行 good die WLCSP 製程良率評估。
									進行 pkg.及 on board 信賴度評估。

2

主管:

I, Bob Chen (陳世立), was a RD Center Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 21 to 25, 2003, I was in charge of three projects that I mentioned in the weekly report. They are a. WLCSP BIB b. 12" to 8" wafer FO-WLP c. 8" wafer with glass substrate.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Bah Chen

Date 50. 11. >006

6 - 3

.

Project Code_2003

July 29th, 2003

	Project leader	Pro	oject Code
1. WL-CSP BIB	Bob		9211
2. 300mm wafer for WL-CSP	Bob		9222
3. Pogo probe card for Agile	nt test system David	I	9233
4. PC based tester for WL-CS	SP final testing	David	9234
5. 200mm Glass based WL-C	SP Bob		9235

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on July 29, 2003, I have assigned the project code numbers for the projects of the company, at that time, I am the CEO of the company and have started the several projects for new development which including the FO-WLP. • •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.


Signature Jekny Date Sept. 11, 2006


6 - 4


.


July. 30th, 2003 File: Pscreport-PPX


FO-WLCSP (12" to 8" Wafer)















































FO-WLCSP Status

- •Mechanical sample: 8/1
- •Proto-type layout verification (on ink die): 8/8
- •Reliability test: 9/E
- •Process parameter fine tune(yield improve): 8/E
- •Pilot Run: 9
- •Mass production: 10

I, Bob Chen (陳世立), was a RD Center Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 30, 2003, I created the presentation file of FO-WLCSP (12" to 8") including the roadmap and production schedule, etc. And I presented the procedure of FO-WLCSP to the related colleagues. It is used for the internal discussion.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature But Chen

Date Sp. 11, >ook

.



裕沛科技股份有限公司

內部會議記錄

2063.

名稱	時間 記錄 杉,龍	7月31日」 8月.1日下 陳世立 2俊均				
名稱	記錄	陳世立	午 2 時			
重要出席 人員 副本分送 牟慶聰,洪乾耀,林明輝,黃麗卿						
A A A A A A A A A A	杉,龍	俊均				
附件		副本分送 牟慶聰,洪乾耀,林明輝,黃麗卿				
附件						
決議事項		承辦人員	應結日期			
1. 300 mm Wafer Project						
- Glass wafer 切一大一小斜邊供定位用。		孫文彬	8/5			
- 檢驗 wafer 上周邊 chip 良率,確定每片 wafer chip 數量。		林明輝,				
- 每一片 glass wafer 需有 ID,可在 glass 上使用 laser 編碼, 割後與 chip 同時黏貼。	再切	吳雅慈				
- 測試在 glass wafer 印刷黑膠斜邊 (不透光)作爲定位用。		孫文彬,	8/5			
- 300 mm wafer saw 初期由 KYEC 代工,但 pick & place 並無 力成有 300 mm chip sorter,可可洽詢代工可能性。	幾台,	林源彬				
- 直接使用 400u / 500u glass wafer,測試並定出切割道規格及切割後邊緣規格。	ż chip	林源彬				
- 測試並定出 wafer saw 機台規格。		林源彬				
2. 300 u wafer project						
- 貼合烘烤三片 128M no yield 300 u wafer + 300 u dummy waf	fer •	孫文彬	8/5			
- 量產製程驗證。		吳雅慈				



裕沛科技股份有限公司 內部會議記錄

ا اخ.	BIB project	
	- 進行 PCB layout。	
	- 進行高溫測試。	
	- 協調調回研發人員。	
批	·	
示		

附註: 紅字日期為延遲完成之日期

File name: 20030801.doc

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on July 31 and August 1, 2003. I have held and chaired the "RD Project Review meeting" - the project 1 - 300mm wafer project has been used for the pre-study of FO-WLP due to the current equipments can only handle 200mm size, but the customer (DRAM maker) would like to offer the 300mm wafer size, so, the project is dicing saw the 300mm wafer and re-placement the dice on 200mm size panel and becomes the equivalent 200mm wafer size, then it can be process as wafer level packaging.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Date Sept. 11 2006

I, Bob Chen (陳世立), was a RD Center Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 31 and August 1, 2003, I took part in the RD Project Review Meeting that WK Yang chaired. I was in charge of the minutes at the conference and fellow up all unsettled events.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Boli Chen

Date Sop. 11, 2006

I, Ben Lin(林源斌), am a Assistant Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, in Year 2003, I was responsible for engineering and manpower coordination in 12" transfer to 8" FO-WLP Project. And on July 31 and August 1, 2003, I attended the meeting for 300mm Wafer Project Review.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature The Sold Ben Sold Box Date 13.06

I, Jalex Sun (孫文彬), am a Technical Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, in Year 2003, I was responsible for material approval and process development in RD Project. And on July 3 and August 1, 2003, I attended the meeting for 300mm Wafer Project Review.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature 3/15 jalex | un

Date 9/15 2006

I, Yatzu Wu (吳雅慈), am a Product Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 31 and August 1, 2003, I took part in the RD Project Review Meeting that WK Yang chaired. The recorder was Bob. I was in charge of testing and verifying the process for 300mm Wafer Project.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature & FEX Laten Wu

Date >06/09/15

I, Liching Huang (黃麗卿), am a RD engineer of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on July 31 and August 1, 2003, I didn't attend the RD Project Review Meeting that WK Yang chaired. After meeting, I received the minutes.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature (1864) Liching Huang Date



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	王誌榮	出生日期	民國51年05月25日
Name	David Wang	Date of Birth	25-May-62
身份證字號	T120981941	性 別	男
I.D. No		Sex	Male
服務部門 Department	測試工程開發處 Testing Engineering Development Div.	職 稱 Job Title	總工程師 Fellow
到職日	民國89年06月19日	離職日	民國93年11月19日
Date of Employment	19-Jun-00	Date of Leaving	19-Qct-04
備 註 Remark	空白 Ni l		

述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

也址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	周玲如	出生日期	民國59年01月22日		
Name	Eva Chou	Date of Birth	22-Jan-70		
身份證字號	J220173854	性 別	女		
I. Ď. No		Sex	Female		
服務部門	先進技術研發處	職 稱	技術經理		
Department	Advanced Technology Div.	Job Title	Technical Manager		
到職日	民國89年04月17日	離職日	民國95年07月28日		
Date of Employment	17-Apr-00	Date of Leaving	28-Jul-06		
備 註 Remark	空白 Nil				

上述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

地址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	陳昊夭	出生日期	民國61年07月28日
Name	Alex Chen	Date of Birth	28-Jul-72
身份證字號	G120620845	性 別	男
I.D. No		Sex	Male
服務部門	測試工程部	職 稱	經理
Department	Testing Engineering Dept.	Job Title	Manager
到職日	民國89年04月21日	離職日	民國94年05月06日
Date of Employment	21-Apr-00	Date of Leaving	06-May-05
備 註 Remark	空白 Nil		

述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Pate: August 14, 2006

地址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	龍俊均	出生日期	民國65年08月30日
Name	Alex Long	Date of Birth	30-Aug-76
身份證字號	D122681683	性 別	男
I.D. No		Sex	Male
服務部門	研發二處	職 稱	副工程師
Department	R&D II Div.	Job Title	Assistant Engineer
到職日	民國90年06月04日	離職日	民國92年08月14日
Date of Employment	04-Jun-01	Date of Leaving	14-Aug-03
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

this is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

3址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	牟慶聰	出生日期	民國51年09月20日
Name	Eddy Mou	Date of Birth	20-Sep-62
身份證字號	L121816080	性 別	男
I.D. No		Sex	Male
服務部門	總經理室	職 稱	副總經理
Department	President Office	Job Title	Vice President
到職日	民國89年05月01日	離職日	民國93年09月30日
Date of Employment	01-May-00	Date of Leaving	30-Sep-04
備 註 Remark	空白 Ni l		

述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

业:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	洪乾耀	出生日期	民國57年10月06日
Name	Yao Hung	Date of Birth	06-Qct-68
身份證字號	R121714791	性 別	男
I.D. No		Sex	Male
服務部門	製造處	職 稱	資深處長
Department	Manufacturing Div.	Job Title	Senior Director
到職日	民國89年03月01日	離職日	民國93年07月16日
Date of Employment	01-Mar-00	Date of Leaving	18-Jul-04
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

this is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.

6-6

Meeting Minutes of 300mm wafer - Equipments

Date: 8/8/2003 Place: 503 room

Attend: WK, Yao, Ben, Ye, Jalex

Summary and Actions:

- To discuss with vendor for design and making pick & place of 300mm wafer w/ flip the chip, 9" tray size
 - Direct to pick the chip and place into "tool" for 200mm size
 - W/flip the chip function (face down circuit side down)
 - W/9" tooling size (tray) function & loading / off-loading function
 - W/input wafer (saw) up to 300mm size
- To design the equipment and tooling for glass "taping"
 - W/Z direction step motor function
 - W/vacuum hold the chip into "cavity tool" function
 - W/vacuum hold the "glass" for taping
 - W/taping sensor for protection
- To design the "ACE stepper" by using the following functions of equipment
 - Auto prober (TSK) w/programming X/Y/Z/Thilta, w/vacuum chuck
 - Patten recognition function for fine alignment.
 - Light source and control for photo development

The machine can do the single step and multi-die step photo developing.

The target cost is under NT10kk.

- -To modify the current "點膠機" for cutting the 200mm "Glass" from square to round type w/flat
- -RD I need to define the thickness of glass on 8/12 for process development.

The next meeting will be 2PM on 8/15.

WK

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on August 8, 2003, I have held the meeting to discuss the equipment issue for handling the 300mm wafer (panel), the members of group meeting are Yao who is the manufacturing leader and Ben who is the equipment leader and Ye who is the production supervisor and Jalex who is the process leader. The meeting minutes is the summary and action items •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Weknyt

Date Sept. 11, 2006

I, Ben Lin(林源斌), am a Assistant Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on August 8, 2003, I attended the meeting for the equipment design of 300mm wafer. I was the leader of equipment department and responsible for the equipment surveying.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

I, Jalex Sun (孫文彬), am a Technical Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, in Year 2003, I was responsible for material approval and process development in 300MM wafer project. And on August 8, 2003, I attended the meeting to discuss the equipment issue. The meeting minutes is the summary and action items.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature 385 My Sum

Date 45 2006



Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	洪乾耀	出生日期	民國57年10月06日
Name	Yao Hung	Date of Birth	06-Qct-68
身份證字號 I.D. No	R1Z1(14/91		男 Male
服務部門	製造處	職 稱	資深處長
Department	Manufacturing Div.	Job Title	Senior Director
到職日	民國89年03月01日	離職日	民國93年07月16日
Date of Employment	01-Mar-00	Date of Leaving	18-Jul-04
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

地址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.

6 - 7

300mm wafer handling case:

Date: 9/22/2003

- 1. 300mm wafer Back-lapping
 - 甲、Thickness: 300u
 - Z. Wafer mount into Al frame with blue tape
 - 丙、Shipping the blue tape wafer to ACET
 - T, ACET return the Al frame back to PTI after saw
- 2. 300mm wafer Back-lapping + Saw the wafer to 4pcs (1/4 圓)
 - 甲、Thickness: 300u
 - 乙、Wafer mount into Al frame with blue tape
 - 丙、Saw the wafer to 4pcs (切成 4 片 4/1 圓)
 - 丁、Ship the blue tape wafer to ACET
 - 戊、ACET return the Al frame after de-taping the wafer.
- 3. 300mm wafer Back-lapping + saw the wafer + pick & place the good dies into tray or 200mm blue tape.
 - 甲、Thickness: 300u
 - 7. Wafer mount into Al frame with blue tape
 - 丙、Saw the wafer to individual dies
 - 丁、Pick & place the good dies into tray or 200mm blue tape form
 - 戊、Ship the Tray w/good dies or 200mm blue tape dies to ACET ***
 - 己、ACET return the Tray or 200mm Al frame back to PTI.

Materials Flow:

PSC ship the wafer to PTI for back-lapping +(and/or Saw, P&P) service PTI ship the processed wafer/dies to ACET ACET return the "tools" back to PTI PTI send the "Invoice" with materials to ACET

PSC offer the "wafer mapping" data for good dies pick.

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on September 22, 2003, I have created the memo. As 300mm wafer handling case to describe the handling procedure and material flow of 300mm wafer project. At that time, I am helping the project development, too.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Date Sept 11, 2006

### Process attents laker cutting glass continuing glass conti								
later cutting glates plans plan		process name	material	equipment	question	action	member	date
### water/PC waring dispenser prioring (I) Part of the design part of the pick up & place manual Conductivity pasts dispenser of the pick up & place manual Conductivity pasts dispenser of the pick up & place manual Conductivity pasts dispenser of the pick up & place manual Conductivity pasts dispenser of the pick up & place manual Conductivity pasts dispenser of the pick up & place manual Conductivity pasts dispenser of the pick up & place of the pick up		laser cutting glass						
printing IV Curing dex particules and consequence of the consequence		cleanning glass		manual clean			林志偉	
dispensing Thermal Conductivity pasted dispenser (以来 於 pipes manual contact dispenser) 以 pipes and contact dispenser (以 pipes and color) 以 pipes (以 pipes and color) 以 p		printting UV curing dice			thinkness is not enough			
は		dispensing Thermal	XE4450	dispenser	如果熱阻太高時		孫文彬	
### deep pick up & place and content of the pick up & place Uverpount of the pick up & place Uverp		dice pick up & place manual	SU-8	manual coater		調整參数	孫文彬	
# 古典		dice pick up & place auto	SU-8	manual coater		委外製作	林源斌	
denoming arbitract printing fill pasts Q1-9239 相应 printing fill pasts Q1-9239 相应 printing fill pasts Q1-9239 相应 printing file denoming rie denoming rie denoming rie denoming rie denoming rie denoming placetric Layer SIRR3170- L18-8-CB OVEN PASSINS 170- L18-8-CB PASSINS 170-				manual tooling			林志偉	
### printing Gil paste		UV exposure		大祥曝光機			林志偉	
Potenting in pasts (J-JJ) (EKIA-X5) 無菌 神影響歌 (新門門) (PR) (PR) (PR) (PR) (PR) (PR) (PR) (P								
rie detenning rie detenning rie detenning Costing Diedectric Layer SINRAI 77- 36.SINAI 77- 36.S		printting fill paste	Q1-9239		溢膠	調整參數		
RE SARD-170- Coating Diefectric Layer softbalk Diefectric Layer softbalk Diefectric Layer prehak Diefectric Layer develop Diefectric Layer Dekenter Leyer Dra Coe Dekenter Leyer Dra Coe Dekenter Leyer Dra Coe Dekenter Leyer Tr Coe SRE FR Logane PR Coeting Tr Coe SRE SRUTTER ALIGNER Diefectric Layer Dekenter Leyer Tr Coe Dekenter Leyer Tr Coe SRE RE SRUTTER ARIB RE RE RE RE RE RE RE RE RE R	נימ	oven curing		OVEN			陳銘賢	
SIRR 170- Lase BCB softbak Dielectric Layer prebak Dielectric Layer Delectric Layer Delectric Layer Dielectric Layer TVCu SUSS conter RE ALIGNER PE Equate: ALIGNER PE Equate: ALIGNER PE Dielectric Dielectric Layer ALIGNER PE Equate: ALIGNER PE Dielectric Dielectric Layer ALIGNER PE Equate: ALIGNER PE Dielectric Dielectric Layer ALIGNER PE Equate: ALIGNER PE Conting COR Consol Outs Equation Preprint Content of conten		•	O2+CF4					
Softbak Dielectric Layer softbak Dielectric Layer exposure Dielectric Layer prehak Dielectric Layer develop Dielectric Layer Dekenic Layer BDA samal develop prehak Dielectric Layer develop Dielectric Layer Dekenic Layer BDA samal develop prehak Dielectric Layer Dekenic Layer BDA samal develop prehak Dielectric Layer Dekenic Layer BDA samal develop prehak Dielectric Layer Dekenic Layer BDA Dielectric Layer BDA REB PR Coming TOK P-500 SUSS conter PR Coming PR Coming PR Coming Cor Bung PR Develop PP-G SUSS conter ALIGNER ALIGNER ALIGNER PR Develop PP-G SUSS conter ALIGNER ALI			SINR3170-	•				
exposure Dielectric Layer prehak Dielectric Layer develop Dielectric Layer Detectric Layer TOC REB PR Comita PR Comita PR Comita PR Comita PR Comita PR Comita PR Develop PR Comita Con Rulle Out England		coating Dielectric Layer		manual coater			周昭男	
probak Dieloctric Layer develop Dieloctric Layer Deloctric Layer Pac Ove Pr Coules TOK P-900 SUSS conter ALIGNER Pr Engame Fr Engame Pr Engame Pr Engame Pr Engame ALIGNER Pr Engame Pr Engame ALIGNER Pr Engame Pr Engame Pr Engame ALIGNER Pr Engame Pr Engame Pr Engame Pr Engame Aligner Core Cond Octably Artiflet Octa		softbak Dielectric Layer		OVEN			周昭男	
weedop Dielectric Layer DA manual develop		exposure Dielectric Layer		ALIGNER			周昭男	
develop Dielectric Layer Port Oce Dielectric Layer RED Decemb Spentrics Spentrics Spentrics FR Conting To K P-900 SUSS conter ALIGNER FR Expanse FR Expa		prebak Dielectric Layer		OVEN				
Dedectric Leyer Phat Care Diedectric Leyer Phat Care Diedectric Leyer Phat Care Removing FR. Consting FR. Consting FR. Consting FR. Consting FR. Consting FR. Exposure FR. Ex		develop Dielectric Laver	IPA	manual develop		調整參數		
Dedentic Lorer NEI Dexono Dedentic Lorer NEI Dexono RE Sputting PR Conding TVCu SPUTTER RE APPING PR Conding TVCu SPUTTER ALLIGNER ALLIGNER ALLIGNER ALLIGNER PR Develop PT-G SUSS conter 基據單形不良 四整參數 并明確 林明輝 林明輝 K中間 CDC Cond 依虛線現有程序 依虛線現有程序 (依虛線現有程序 (佐處線有程序 (佐藤線有程序 (佐藤)和音程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤)和音程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤線有程序 (佐藤)和音座 (佐藤線有程序 (佐藤線有程		,						
Specific TOK P-900 SUSS coatter		Dielectric Layer Post Care		OVEN				
PR Conting PR Expanser ALIGNER ALIGNER ALIGNER ALIGNER PR Develop P7-G SUSS conter -			THO.					
PF Exposure PF Exposure PF Exposure PF Exposure PF Develop PF-G SUSS coater ALLIGNER ALLIGNER PR Develop PF-G SUSS coater ALLIGNER PR Develop PF-G SUSS coater ALLIGNER ALLIGNER PR Develop PF-G SUSS coater Akapp 有程序 Co P Fating Cox Coad Acapp 有程序 Cox Exposure PR Divipical Acapp 有程序 Cox Exposure PR Divipical Cox Coad Acapp 有程序 Cox Coad A								
PR Develop PR Develo		PR Costing	10K P-900	2022 coater			吳雅慈	
		PR Exposure		ALIGNER		•	吳雅慈	
C. P Heiring 依盡線與有程序 依此線與有程序 供此數與有程序 供此數與有程序 依此線與有程序 依此線與有程序 依此線與有程序 依此線與有程序 依此線與有程序 供此 依此線與有程序 供此 依此					邊綠顯影不良	調整參数	王國威	
ODE Clean Ni Plating ODE Clean All Plating ODE Clean ODE Clean All Plating ODE Clean ODE Clean ODE Clean Suityped Dynig Suityped Dynig Suityped Dynig Suityped Dynig Suityped Dynig Suityped Pro Cut Edward ODE Clean	-							
Ni Plating								
An Plating 依意識與有程序 依意識與有程序 快速線與有程序 與影片 Placed Drying 依意識與有程序 快速線與有程序 與影片 Placed Drying 依意識與有程序 使意與有程序 與影片 Placed Drying 依意與有程序 使意與有程序 與影片 Plating POC 依意與有程序 使意與有程序 與影片 Plating POC 依意與有程序 依意與有程序 與影片 Plating POC 依意與有程序 使意與有程序 與影片 Plating POC 依意與有程序 使意以有程序 使意以有程序 只影片 Plating POC 依意與有程序 使意以有程序 知识均同 Drying 经意则有程序 使意以有程序 只影片 Shipped III Cleam 依意如有程序 使意以有程序 只影片 Shipped III Cleam 依意如有程序 依意如用有程序 使意以有程序 只影片 Dryped III Cleam Command Command Real Pol Cleam 依意如有程序 使意以有程序 反影片 化态如有程序 依意如有程序 反影片 Command Command Command Real Pol Cleam 依意如有程序 依意如有程序 反影片 Ti Baching 依意如有程序 依意如有程序 依意如有程序 依意如有程序 只影片 Ti Baching Drying 依意如有程序 依意如有程序 反影片 Ti Baching Drying 依意如有程序 依意如有程序 依意如有程序 依意如有程序 依意如有程序 依意如有程序 反影片 Pre-oclear Mate Baching Kot Amand Pol Command Command Pol Command Command Pol Command Command Pol Command Command Pol Command Pol Command C		Ni Plating	依產線現有程序	依產線現有程序			吳泓均	
OR Creed 使虚似有程序 依恋似现有程序 集现与 Pared Dyring 依恋似现有程序 集现与 Pared Dyring 依恋似现有程序 依恋似现有程序 集现均 Pared Pared Dyring 依恋似现有程序 集现均 Pared Pared Dyring 依恋似现有程序 集现均 Pared P								
Panda Dayina		-						
R Stripping 1 依應線現有程序 依恋線現有程序 依恋線現有程序 依恋線現有程序 保 Stripping 2 依恋線現有程序 依恋線現有程序 安 Stripped Drying 依恋線現有程序 安 Stripped IPCC 依恋線現有程序 Stripped RD Clean K		Plated Daying	依產線現有程序	依產線現有程序			吳泓均	
R Stripping 2								
中 R Stripping 3								
Stripped Deyine 依產線現有程序 檢歷與有程序 陳明助 聚餘質 陳明助 聚餘質 陳明動 聚餘質 國際 歷史		PR Stripping3	依產線現有程序	依產線現有程序			吳泓均	
Surped IPQC 依產線現有程序 依產線現有程序 依產線現有程序 依連線現有程序 大學認知 下 IE ching IPQC 依連線現有程序 依連線現有程序 依連線現有程序 大學認知 Fall Finding IPQC 依連線現有程序 依連線現有程序 「東京的」 Solder Mask Printing IPQC 依連線現有程序 依連線現有程序 「快連線現有程序」 「快連線理」 「大學學與有程序 「大學學與有程序」 「大學學學學學學學學學學學學學學學學學學學學與有程序」 「大學學與有程序」 「大學學與有程序」 「大學學與有程序」 「大學學與有程序」 「大學學與有程序」 「大學學與有程序」 「大學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學學								
Stripped RIE Cleam								
Ca Backing		Stripped RIE Clean	依產線現有程序	依產線現有程序			吳刻均	
(DR Chem7) 依 連線現有程序 依連線現有程序 依連線現有程序 (
Ti Backing								
Ti Baching Drying Ti Baching IPQC 依產線現有程序 依產線現有程序 依產線現有程序 依產線現有程序 依產線現有程序 依產線現有程序 依產線現有程序 Ko產線現有程序 Ko產線現在程序 Ko產線和 KoĒŶ		Ti Earling	依產線現有程序	依產線現有程序			吳泓均	
Ti Bething IPQC								
Pro-solder Mark Paking 依產線現有程序 按明助 Solder Mark Pro-Baking 依產線現有程序 依產線現有程序 按應期的 Solder Mark Exposure 依產線現有程序 依產線現有程序 按應期的 Solder Mark Develop 依產線現有程序 依產線現有程序 按應期的 Solder Mark Develop 依產線現有程序 依產線現有程序 按應期的 Solder Mark Develop FQC 依產線現有程序 按應期的 Solder Mark Develop FQC 依產線現有程序 按應與有程序 按應與明的 Solder Mark Post Cure FQC 依產線現有程序 依產線現有程序 按應與明的 Solder Mark Post Cure FQC 依產線現有程序 依產線現有程序 按應與明的 Solder Mark Post Cure FQC 依產線現有程序 依產線現有程序 按解明的 聚餘質 原明的 医全球现有程序 按定與有程序 按定與明的 医全球现有程序 按定的 医球膜的 医全球球 FQC 依產線現有程序 按定與明的 医全球球 FQC 依產線現有程序 使期间的 医全球球 FQC 依確線現有程序 使期间的 医全球球 FQC 依確線現有程序 探察質 原現的 FQC 依確線現有程序 探察質 探察質 FQC 不可以可以可以可以可以可以可以可以可以可以可以可以可以可以可以可以可以可以可以								
Solder Mask Printing IPCC 依產線現有程序 依產線現有程序 依產線現有程序 懷明助 完給實 陳明助 Solder Mask Pre-Baking 依產線現有程序 依產線現有程序 懷明助 Solder Mask Exposure 依產線現有程序 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Exposure 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Develop IPCC 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Post Cure 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Post Cure 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Post Cure IPCC 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Post Cure IPCC 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask Post Cure IPCC 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask IV Cure 依產線現有程序 「陳明助 」 Solder Mask IV Cure 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask IV Cure 依產線現有程序 依產線現有程序 「陳明助 」 Solder Mask IV Cure 依產線現有程序 「依產線現有程序」 「中國的 」 「中國的		· · · · · · · · · · · · · · · · · · ·					吳泓均	
Solder Mask Pro-Baking 依在線現有程序 依在線現有程序 恢连線現有程序 恢连線现有程序 阿里斯斯 Solder Mask Develop PQC 依连線現有程序 依连線現有程序 阿里斯斯 Solder Mask Post Cure 依连線現有程序 恢连線現有程序 恢连線現有程序 恢连線现有程序 阿里斯斯 Solder Mask Post Cure PQC 依连線現有程序 恢连線現有程序 阿里斯斯斯 Solder Mask Vost Cure PQC 依连線現有程序 阿里斯斯斯 Solder Mask UV Cure 依连線現有程序 恢连線現有程序 阿里斯斯斯 Solder Mask UV Cure 依连線現有程序 恢连線現有程序 阿里斯斯斯 Solder Mask UV Cure 依连線現有程序 阿里斯斯斯 Dask Side primer paint printing 白漆 (EKRA-X5) 白漆印刷厚度符号度 阿里斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯		Solder Mask Printing	依產線現有程序	依產線現有程序			陳明助	
Solder Mask Pro-Bakma		Solder Mask Printing IPQC	依產線現有程序	依產線現有程序			陳明助	
Solder Mask Develop 依在線現有程序 依在線現有程序 依在線現有程序 依在線現有程序 依在線現有程序 依在線現有程序 依在線現有程序 依在線現有程序 按此		Solder Mask Pre-Baking	依產線現有程序	依產線現有程序			陳明助	
Solder Mask Develop EPQC 依產線現有程序 依確線現有程序 中		Solder Mask Exposure	依產線現有程序	依產線現有程序			陳明助	
Solder Mask Post Care 依產線現有程序 依產線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查線現有程序 恢查器 现有程序 恢查器 现有程序 恢查器 现有程序 中央 使连续现有程序 中央		Solder Mask Develop	依產線現有程序	依產線現有程序			陳明勖	
Solder Mask Post Cure IPQC 依產線現有程序 依確線現有程序 療的的		Solder Mask Develop IPQC	依產線現有程序	依產線現有程序			陳明勛	
Solder Mask Post Cure IPCC 依座縣現有程序 依座線現有程序		Solder Mask Post Cure	依產線現有程序	依產線現有程序			陳明助	
Solder Mest UV Cure 依座線現有程序 依座線現有程序 線明問 Back Side primer paint printing 白漆 (EKRA-X5) 白漆印刷厚皮粽考慮 練明助 Reck Side primer paint printing 白漆 (EKRA-X5) 白漆印刷厚皮粽考慮 練明助 陳銘質		Solder Mask Post Cure IPQC	依產線現有程序	依產線現有程序			陳明助	
Beck Side gives paint proming 日本 (EKRA-X5) 日 森中川県北部 子原 陳明助 陳銘賢		Solder Mask UV Core	依產線現有程序				陳明勖	
Rect Side reiner mind cure.		Back Side primer paint printing	白漆		白漆印刷厚度需考慮			
		Back Side primer paint cure					陳銘賢	

Back Side Marking Printing	依產線現有程序	依產線現有程序
Back Side Marking Printing IPQC	依產線現有程序	依產線現有程序
Back Side Marking Pre-Baking	依產線現有程序	依產線現有程序
Back Side Marking Exposure	依產線現有程序	依產線現有程序
Back Side Marking Develop	依產線現有程序	依產線現有程序
Back Side Marking Develop IPQC	依產線現有程序	依產線現有程序
Back Side Marking Post Cure	依產線現有程序	依產線現有程序
Back Side Marking Post Cure IPQC	依產線現有程序	依產線現有程序
Pre-ball Placement RIE Clean1	依產線現有程序	依產線現有程序
Pre-ball Placement IPQC	依產線現有程序	依產線現有程序
Flux Printing	依產線現有程序	依產線現有程序
Ball Placement	依產線現有程序	依產線現有程序
Reflow	依產線現有程序	依產線現有程序
Ball Placement IPQC	依產線現有程序	依產線現有程序
Plux Cleaning	依產線現有程序	依產線現有程序
Flux Cleaned Drying	依產線現有程序	依產線現有程序
Flux Cleaned Baking	依產線現有程序	依產線現有程序
Plux Cleaning IPQC	依產線現有程序	依產線現有程序

Final Test
Wafer Mounter PQC
Wafer Mounter PQC
Wafer Dicing
Wafer Dicing
Wafer Dicing
FPQC
UV
UV IPQC
Chip Sorter
Chip Sorter IPQC
BQ lest
Ball inspection
Packing
Packing IPQC
QQC

Before we go further on this project, i would like to have more input from your side. Please advice on the following issues :-PROCESS / EQUIPMENT:-

- 1. What's the resist uniformity on the wafer?
- 2. Die size?
- 3. Size of mask/ mask holder?
- 4. What's the Via opening for each die/specs?
 - 5. What's the intensity needed/ wavelength?
- 6. For TSK prober, please provide details desription of the machine/ manual if possible?
 - 7. What's the minimum step (1um,2um etc)in X,Y & Z?
- 8.On TSK how to level the wafer to mask (Suss use WEC)?
- 9. Can we program different gap (Alignment/Exposure gap)?
- 10. What software is TSK using ? Need to know so we can integrate the shuttler control in the Lamphouse.

I, Jalex Sun (孫文彬), am a Technical Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, in Year 2003, I was responsible for material approval and process development in 300MM wafer project. And on September 29, 2003, I listed a table for the process control.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature 386 M Jakes Sum
Date 43 2006

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
7-1	12TO8_A_FT.DOC 2003.10.6	Oct. 3 rd , 2003	
	12轉8 SIMULATION.PPT 2003.10.9	Oct. 9 th , 2003	File Author: National Tsing Hua
7-2	300MM WAFER FOR WL-CSP TRI.XLS	Oct. 16 th -17 th , 2003	Leader: David Lin \ David Wang \ Ben Lin
7-3	12.DOC 2003.10.29	Oct. 29 th , 2003	File Author: Wen-kun Yang
7-4	WAFER LEVEL PACKAGING.PPT 200310.31	Oct. 31st, 2003	File Author: Wen-kun Yang
7-5	RDMEETING MINUTES ON 1106.DOC 2003.11.7	Nov. 7 th , 2003	File Author: Wen-kun Yang

-

7 - /

PSC 300mm 0.13u DDR WL-CSP package performance First test resuft by using the inked dice of 0.13u

Please that he FT isst @ 800 for PSC 12' to 6" 403 water result in the entarticed files. (e120003 asc compare file) compare file). And eccording to the compare file, it is example in the compare file).

For your reference.

COUNT YIELD % UNITS TESTED
UNITS PASS
BIN 0 PASS-500 CL-2.5
BIN 1 PASS-401 CL-2.2
BIN 1 PASS-401 CL-2.5
BIN 2 PASS-431 CL-2.2
BIN 3 PASS-400 CL-2.5
BIN 3 PASS-400 CL-2.5
BIN 6 REFEESH FALL
BIN 6 REFEESH FALL
BIN 6 SPEED
FALL
BIN 6 SPEED
FALL
BIN 1 LEAKAGE FALL BIS

1788 ## 17885 ## 1

COUNT YIELD %

BIS

UNITS TESTED
UNITS PASS
BIN 1 PASS G/F
BIN 2 INA
BIN 3 INA
BIN 4 INA
BIN 6 G/F FAIL
BIN 6 G/F FAIL
BIN 8 CONTINU FAIL
Station 1 Summary Report Finished ||
Wafer Flat is RIQHT side

It works!!

I am sampling test some EQ test PASS dies.
These dies could also PASS the SPEED TEST on the 8-DUT P/C 880C.
The shmoo data is as following.
And it seems faster than the 8" PSC device.

12" To 8" PSC Shmoo

SHM2 REV.03	DUT#: 10	FUNC: MPAT P256DDRD	X-DELT= 500.0PS Y-DELT=-100.0MV
		PC (AUB)	
280	Signos :	TONG	25
2003/10/02 TEST:		00000000	
DATE: 2003/10	SAMPLE#: 1441 DEVICE:	COND: FUNCT: PC (MAXIN) \$00000040	X-AXIS: Y-AXIS:

=	0.000	5.000RB V	10.00%	15.00NB	20.00NS	25.00NB
1.0000						+
2.9000						:
2.8007		**********	*****	*****	******	*
2.7007		*********	•••••	******	•••••	:
2.600v		**********	*****	•	::::	:
2.5007				*****		•
2.4007	_	********	•	•	****	:
2.3000	_	*********	:	*****	*****	:
2.2007	=		•			· -
2.100V	_					-
2.0007	•					
1.9000	=					-
1.8000	-					-
1.7000	-					-
1.6000	_					-
1.5000	•					

	0.0008	1008 5.000NB	10.00%	15.00NS	20.00NB	25.0033
V000.	•			:		:
. 900v	:	*********	*****	****	::::	:
6007			****	:::	*****	*
7007	:		•••••	****	:::	:
.600v	:	**********		*****	*****	:
500V	:					:
4004	:	********	:	::	****	:
3000	·		:	****	••••	:
2007	-					-
100A	-					-
.000v	•		:		:	
9007	÷					_
. 800V	نـ					-
7007	_:	•				-
. 600V	<u>.:</u>	٠				-
1.500V	÷					:

0.0008 5.000M8 10.00M3 15.00MS 20.00M3 25.00M3 ()

FILE NAME : COU16280

8" PSC Shmoo

2 2000	FUNC: MRAT P256TMPX	X-DELT# 500.025	100:00:00
	PC / string	1999	
Simpos	ALDINE.	STRBI	12
SAMPLED: 0	COND:	X-AXIB:	10100-1
	SHOOP!	(004); OT#1 PINT: SCIETEL 400000	SPOCOS: LOTS: LOTS: LOTS: PC(SUB) 400000

0.0008 5.000NS 10.00NB 15.00NB 20.00NS ()

=

**** 2D-BHROO ****			SHM2 REV. 03
DATE: 2003/10/02 TEST: 280	280		
SAMPLE#: 1441	310000E		DUT#: 10
DEVICE:	LOTE		
CONDI			FUNC: MPAT P256DDRD
PUNC: PC(MAIN) \$00000040	PUNCI	PC (8UB)	FUNC: PC(8UB) #00000040
X-AXIS:	STRB1		X-DELT= 500.0PS
Y-AXIS:	V31		Y-DELT100.0MV

	0.000	5.00083	10.00MB	15.00NB	20.00NS	25.00MB ()
		۸				
3.0007				•		
2.9000		*********		******	******	:
2.8007		>100000000000	••••	******	******	× · · · ·
2.7007		*********	•••••	******	••••••	:
2.6007		**********	*****	•••••	•	::
2.5007	-			*****		•
2.4007	_	********	••••	••••	:::	:
2.3000	_	**********	:	••••	****	:
2.2007	<u>-</u>					·-
2.100V	_					-
2.0007	•	:	:	:	:	•
1.9000	<u>-</u>					-
1.8007	-:			-		-
1.7007	-					-
1.6000	_	•				-
1.5007						*.

0.000B 5.000MS 10.00MB 15.00MB 25.00MS ()

| STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | STREET | S


For your referance.


B. Regards,


O.0008 S.000NS LO.00NS 15.00NS 20.00NS ()

Main assumptions


- No initial residual stress is considered.
- Perfect bonding is assumed at all interfaces between different materials and no void exists in the solder ball.
- All the material properties of the components, except the solder ball, are assumed to be linear-clastic, homogenous, isotropic, and temperature-independent over the temperature range considered.
- Uniform thermal loading, steady state solution, stress free is assumed as room temperature.








Key Dimensions Chip Size: 5.77 * 10.38 * 0.3 (mm) Glass thickness: 0.55mm UV cure thickness: 0.01mm SINR 3170 thickness: 0.015mm Solder Mask of PCB: 0.02mm







7 - 2

FO-WLP - Project development 1st sample making Date

Probe Card · 8-DUT · @80c-testing summary · TEST · TIME — 0000-0018-0042 · TEST · TIME — 0000-0018-0042 · ETL · Summary Report · Date · 03/1003 · Time · 10.52:35 · Date · 125.65 EXM · LOT · MO · 132.02 · Porch Make · 125.65 EXM · LOT · MO · 132.02 · Wasfall · 03 · Probe Report · 132.02 · OPER NO · 132.02 · OPER NO · 132.02 · ONITS · TESTED · 360 · UNITS · TESTED · 360 · UNITS · TESTED · 6.1 · BIN · PASS · 333·CL - 2 · BIN · PASS ·
3 pic mask Al pad
以 林林林林林林林林林林山林林山山。 明明明明明明明明明明明明明明明明明明明明明明
material
glass baking dice pick up & place puintting fill paste coating Dielectric Laye Sputterns PR Coating Platte PR Stropus Cu Behuw Ti Behuw Bert Such Markung Perems Bert Such Markung Perems Ghap og cat

Oct. Oth. 2003 File: You'm Water For

				cimi														
				3pic mask Al pad刮傷														
leader		林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	林明輝	david	林源斌	林源城	david	david
開始時間	10/16/am:09:00	10/17/pm:05:00 林志偉	10/17/pm:07:00 陳銘賢	10/17/pm:10:00 周昭男	10/18/am:02:00 林明輝	10/18/am:04:00 吳雅慈	10/18/am:07:00 林淑真	林淑真	林淑真	林淑真	10/18/am:11:00 陳銘賢	10/18/pm:02:00 陳銘賢	10/17/pm:04:00 陳銘賢	10/17/pm:06:00 陳昊天	黄明寶	印俊益	許獻文	leo
material		KJC-7805X-7-4	Q1-9239	SINR3170-L18		改用geil mask												
5名	glass baking	dice pick up & place	printting fill paste	coating Dielectric Layer	Sputtering	PR Coating	plating	PR Stripping	Cu Etching	Ti Etching	Solder Mask Printing	Back Side Marking Printing	Ball Placement	Final Test	dice saw	chip sort	chip oqc	smt

SOMMINI

站名	material	開始時間	leader	
glass baking		10/16/am:9:00		
dice pick up & place	KJC-7805X-7-4	KJC-7805X-7-4 10/16/pm:8:00 林志偉	林明輝	
printting fill paste	Q1-9239	10/16/pm:10:00 陳銘賢	林明輝	
coating Dielectric Layer SINR3170-L18	SINR3170-L18	10/17/am:03:00 周昭男	林明輝	3pic mask Al pa
Sputtering		10/17/am:09:00 林明輝	林明輝	
PR Coating		10/17/am:10:30 吳雅慈	林明輝	
plating		10/17/pm:01:10 林淑真	林明輝	
PR Stripping	,	林淑真	林明輝	
Cu Etching		林淑真	林明輝	
Ti Etching		林淑真	林明輝	
Solder Mask Printing		10/17/pm:05:00 陳銘賢	林明輝	
Back Side Marking Printing		10/17/pm:07:00 陳銘賢	林明輝	
Ball Placement		10/17/pm:09:00 陳銘賢	林明輝	
Final Test		10/17/pm:11:00 陳昊天	david	
dice saw		黄明寶	林源斌	
chip sort		印後相	林源斌	
chip oqc		許獻文	david	
stat		leo	david	

process name	material	equipment	question	action	member
laser cutting glass	glass	laser cutting	不能有切邊	利用雷射切割notch	林源斌
cleanning glass	acetone/IPA/DI water/N2	manual clean			林志偉
printting UV curing dice attach	KJC-7805X-7-4	manual printer	thinkness is not enough	請原廠提供更高點度之 產品	林志偉
dispensing Thermal Conductivity paste	XE4450	dispenser	如果熱阻太高時	增加導熱膠	孫文彬
dice pick up & place manual tooling made	SU-8	manual coater	SU-8與鋁板附著力太 弱,顯影後尺寸縮小	調整參數	孫文彬
dice pick up & place auto tooling made	SU-8	manual coater	廠內無法sputter Ti/Cu	委外製作	林源斌
dice pick up & place		manual tooling			林志偉
UV exposure		大祥曝光機			林志偉
cleanning substract	acetone/IPA/N2	manual clean			林志偉
printting fill paste	Q1-9239	auto printer (EKRA-X5)	冷野	調整參數	陳 络賢 陳明勖
oven curing		OVEN			陳銘賢 陳明勖
rie cleanning	O2+CF4 SINR3170-	RIE			林明輝 吳雅慈
coating Dielectric Layer	3&SINR3170- L18&BCB	manual coater			周昭男
softbak Dielectric Layer		OVEN			吳雅慈 周昭男
exposure Dielectric Layer		ALIGNER			吳雅慈 周昭男
prebak Dielectric Layer		OVEN			吳雅慈 周昭男
develop Dielectric Layer	IPA	mamuai develop	顯影後有下列情形 1. 剝離2.顯影未淨3.形狀 不良	調整參數	吳雅慈 周昭男
Dielectric Layer Post Core		OVEN			吳雅 慈 周昭男
Dielectric Layer RIE Descum		RIE			林明輝
Sputtering	Ti/Cu	SPUTTER			林明輝
PR Coating	TOK P-900	SUSS coater			林明輝 吳雅慈
PR Exposure		ALIGNER			林明輝 吳雅慈
PR Develop	P7-G	SUSS coater	邊綠顯影不良	調整參數	林明輝 王國威
PR RIE Ashing	依產線現有程序	依產線現有程序			林明輝
Cu Plating	依產線現有程序	依產線現有程序			吳泓均
QDR Cleam3	依產線現有程序	依產線現有程序			吳泓均
Ni Plating	依產線現有程序	依產線現有程序			吳泓均
QDR Clean4	依產線現有程序	依產線現有程序			吳泓均
An Plating	依產線現有程序	依產線現有程序			吳泓均
QDR Clean5	依產線現有程序	依產線現有程序			吳泓均
Plated Drying An Plating IPQC	依產線現有程序	依產線現有程序			吳泓均 吳泓均
PR Stripping I	依產線現有程序 依產線現有程序	依產線現有程序 依產線現有程序			吳祖均
PR Stripping2	依產線現有程序	依產線現有程序			吳弘均
PR Stripping3	依產線現有程序	依產線現有程序			吳泓均
QDR Clem6	依產線現有程序	依產線現有程序			吳泓均
Stripped Drying	依產線現有程序	依產線現有程序			吳泓均
Stripped IPQC	依產線現有程序	依產線現有程序			吳泓均
Stripped RIE Clean	依產線現有程序	依產線現有程序			吳泓均
Stripped RIE Clean IPQC	依產線現有程序	依產線現有程序			吳泓均
Cu Eaching	依產線現有程序	依產線現有程序			吳泓均
QDR Clean?	依產線現有程序	依產線現有程序			吳泓均
Ti Etching QDR Clean8	依產線現有程序	依產線現有程序			吳泓均
QDR Cleans Ti Eathing Drying	依產線現有程序 依產線現有程序	依產線現有程序 依產線現有程序			吳泓均 吳泓均
Ti Eaching IPQC	依產線現有程序	依產線現有程序			吳泓均
Pre-solder Mask Baking	依產線現有程序	依產線現有程序			吳泓均
Solder Mask Printing	依產線現有程序	依產線現有程序			陳銘賢 陳明勛
Solder Mask Printing IPQC	依產線現有程序	依產線現有程序			陳銘賢
Solder Mask Pro-Baking	依產線現有程序	依產線現有程序			陳 銘賢 陳明勖
Solder Mask Exposure	依產模現有程序	依產線現有程序			陳銘賢
Solder Mask Develop	依產線現有程序	依產線現有程序			陳銘賢陳明助
Solder Mask Develop IPQC	依產線現有程序	依產線現有程序			陳銘賢
Solder Mask Post Cure	依產線現有程序	依產線現有程序			陳銘賢陳明助
Solder Mask Post Cure IPQC	依產線現有程序	依產線現有程序			陳銘賢 陳明助
Solder Mask UV Cure	依產線現有程序	依產線現有程序			陳銘賢 陳明勛
Back Side primer paint printing	白漆	auto printer (EKRA-X5)	白漆印刷厚度器考慮		陳銘賢 陳明助
Back Side primer point cure		(EKRA-X5) oven			陳銘賢
					陳明勖

新增站 別 date

Back Side Marking Printing	依產線現有程序	依產線現有程序
Back Side Marking Printing IPQC	依產線現有程序	依產線現有程序
Back Side Marking Pre-Baking	依產線現有程序	依產線現有程序
Back Side Marking Exposure	依產線現有程序	依產線現有程序
Back Side Marking Develop	依產線現有程序	依產線現有程序
Back Side Marking Develop IPQC	依產線現有程序	依產線現有程序
Back Side Marking Post Cure	依產線現有程序	依產線現有程序
Back Side Marking Post Cure IPQC	依產線現有程序	依產線現有程序
Pro-ball Placement RIE Clean1	依產線現有程序	依產線現有程序
Pre-ball Placement IPQC	依產線現有程序	依產線現有程序
Plux Printing	依產線現有程序	依產線現有程序
Ball Placement	依產線現有程序	依產線現有程序
Reflow	依產線現有程序	依產線現有程序
Ball Placement IPQC	依產線現有程序	依產線現有程序
Plux Cleaning	依產線現有程序	依產線現有程序
Flux Cleaned Drying	依產線現有程序	依產線現有程序
Flux Cleaned Baking	依產線現有程序	依產線現有程序
Flux Cleaning IPQC	依產線現有程序	依產線現有程序

Flux Cleaning IPQC
Final Test
Wafer Mounter
Wafer Mounter
Wafer Dicing
Wafer Dicing
PQC
UV
UV IPQC
Chip Sorter
Chip Sorter IPQC
BQ test
Bull inspection
Packing
Pucking IPQC
OQC

站名	material	開始時間		leader	
glass baking		10/16/am:09:00			•
dice pick up & place	KJC-7805X-7-4	10/17/pm:05:00	林志偉	林明輝	
printting fill paste	Q1-9239	10/17/pm:07:00	陳銘賢	林明輝	
coating Dielectric Layer	SINR3170-L18	10/17/pm:10:00	周昭男	林明輝	3pic mask Al pad刮傷
Sputtering		10/18/am:02:00	林明輝	林明輝	
PR Coating	改用geil mask	10/18/am:04:00	吳雅慈	林明輝	
plating		10/18/am:07:00	林淑真	林明輝	
PR Stripping			林淑真	林明輝	
Cu Etching			林淑真	林明輝	
Ti Etching			林淑真	林明輝	
Solder Mask Printing		10/18/am:11:00	陳銘賢	林明輝	
Back Side Marking Printing		10/18/pm:02:00	陳銘賢	林明輝	
Ball Placement		10/17/pm:04:00	陳銘賢	林明輝	
Final Test		10/17/pm:06:00	陳昊天	david	
dice saw			黄明寶	林源斌	
chip sort			邱俊益	林源斌	
chip oqc			許獻文	david	
smt			leo	david	

站名	material	開始時間		leader	
glass baking		10/16/am:9:00			
dice pick up & place	KJC-7805X-7-4	10/16/pm:8:00	林志偉	林明輝	
printting fill paste	Q1-9239	10/16/pm:10:00	陳銘賢	林明輝	
coating Dielectric Layer	SINR3170-L18	10/17/am:03:00	周昭男	林明輝	3pic mask Al pad刮傷
Sputtering		10/17/am:09:00	林明輝	林明輝	
PR Coating		10/17/am:10:30	吳雅慈	林明輝	
plating		10/17/pm:01:10	林淑真	林明輝	
PR Stripping			林淑真	林明輝	
Cu Etching			林淑真	林明輝	
Ti Etching			林淑真	林明輝	
Solder Mask Printing		10/17/pm:05:00	陳銘賢	林明輝	
Back Side Marking Printing		10/17/pm:07:00	陳銘賢	林明輝	
Ball Placement		10/17/pm:09:00	陳銘賢	林明輝	
Final Test		10/17/pm:11:00	陳昊天	david	
dice saw			黄明寶	林源斌	
chip sort			邱俊益	林源斌	
chip oqc			許獻文	david	-
smt			leo	david	

Affidavit of Facts

I, Ben Lin(林源斌), am a Assistant Manger of ACE (Advanced Chip Engineering Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on October 16-17, 2003, I was be the leader for engineering and manpower coordination in 12" transfer to 8" FO-WLP Project. In GEIL and TwinMos projects, I was responsible for dice saw and chip sort.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature # 13 b3	Ben	Li	9/15/6
Date			



育霈科技股份有限公司

Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	林明輝	出生日期	民國62年03月17日
Name	David Lin	Date of Birth	30-Aug-76
身份證字號	K120404657	性 別	男
I.D. No		Sex	Male
服務部門 Department	製程工程處 Process Engineering Div.	職 稱 Job Title	技術副理 Technical Assistant Manager
到職日	民國90年02月26日	離職日	民國94年11月30日
Date of Employment	26-Feb-01	Date of Leaving	30-Nov-05
備 註 Remark	空白 Ni l		

上述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006

池址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.

TEL: 886-03-5983232 FAX: 886-5986565



育霈科技股份有限公司

Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	王誌榮	出生日期 Date of Birth	民國51年05月25日
Name	David Wang		25-May-62
身份證字號	T120981941	性 別	男
I.D. No		Sex	Male
服務部門 Department	測試工程開發處 Testing Engineering Development Div.	職 稱 Job Title	總工程師 Fellow
到職日	民國89年06月19日	離職日	民國93年11月19日
Date of Employment	19-Jun-00	Date of Leaving	19-Qct-04
備 註 Remark	空白 Ni l		

.述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十四日

Date: August 14, 2006

也址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R.O.C.

TEL: 886-03-5983232 FAX: 886-5986565

7 - 3

12 -> 8 Project

Preparation for production:

- Materials qualification:
 - Glass: 平整度?切圓? Notch? Available? [Ben 10/31]
- BOM list: [Jalex 10/29]
- Process recipe: [Yatza/David Lin 10/29]
 - Glass saw: [Ben 11/5]
 - Glass lapping for SO-DIMM [Jalex]
- Production Tools:
 - Glass mask: GEIL/ACE, Alignment keys? [Yao/David 10/31]
 - Placement tools: TAT 1 day, Cost NT12k, by CNC [Jalex]
 - Printing tools: Okay
- Equipments:
 - P&P: [Yao 10/30] PO by ACET
 - Glass bonding: review spec, PO, TAT=1m [Yao -
 - ◆ Review manual tooling?? [Yao 10/30]
 - [stepper]
- Production flow: [Bob 10/29]
- Run Card [Eva/Kenny 10/30]
- Quality gate, inspection criteria [Eva 10/30]
- Document: [Eva 11/5]
- Training: [Yao 11/5]
- Preliminary reliability: [Eva 11/3]
 - PCT 11/10
 - T/C-
- 2.2v dice for customers, 2.4v for reliability: [Eddy 10/29]
- Al Pads experiment [Bob 10/31]

Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on October 29, 2003, I have written the document "preparation for production" to descript the preparation of each items for 12" to 8" project (FO-WLP) to relative people of group, at that time, we are preparing the necessary work for production of FO-WLP in the short term period. •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Welly Date Sept. 11 2006

7 - 4


. 3


Wafer Level Packaging


Basic Technologies

Advanced Chip Engineering Technology Inc.

Internal Use Only







Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on October 31, 2003, I have created the presentation file of Wafer Level Packaging that present the types of wafer level packaging including the fan-in and fan-out type etc. It is used for the internal discussion o

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Well 2006

7 - 5

Meeting Minutes on 11/6 (RD Review) 4PM - 6PM

Current Project: 1. PSC 甲、2.0G (project code: 9222) i. For ACET pin assignment For GEIL pin assignment Z **、2.5***G* (project code: - JEDEC standard ball array 0.8mmx1.0mm pitch and body 8x13 2. NTC for 2.5G (project code: 甲、512Mb for JEDEC standard - verify the speed Z · 256Mb for JEDEC standard - package qualification 3. ProMOS Project code: - close due to engineering issue 乙、2.5G for JEDEC standard 4. HighTech (dice form at tray - 300u thickness) 甲、2.5G for 0.15u DDR (x8/x16) - waiting 5. Probe card for 2.5G @T5382A (1 DUT & 8 DUT) 6. Probe card for 2.0G @T5581P (1 DUT) 7. Probe card for 2.0G @T5382A (16 DUT) - pending 8. PC based tester 9. WL-CSP BIB for 2.0G - Pending (lower priority)

Summary:

11.

1. SM group should issue the "New product request form" to cover the above project.

10. WL-CSP BIB for 2.5G - JEDEC standard: Waiting

- 2. For NTC project: NTC should offer the document for both two types product within two day, the 512Mb product, ACET need to offer the engineering sample unit within 10 days. For 256Mb, NTC will take the package qualification procedure. ACET should handle it carefully.
- 3. For ProMOS project: ACET still in discussion with ProMOS, expect to get the result around a week. ACET prefer starting the UTT CSP then, ProMOS logo version later.
- 4. For 2.0G PSC project:
 - 甲、Identified the Glass materials and quality (Yao)

- Z. Two set placement tools ready for production
- 丙、ACET version Glass mask will be ready on 11/10 (Bob)
- op · Expect the GEIL version glass mask will be ready on 11/18 (Bob)
- 戊、Glass based saw quality and outsource issue (Yao)
 - i. To confirm it before 11/12 (Yao)
- 己、The possibility to lapping the Glass after WL process (Bob)
 - i. SO-DIMM need the thickness same as 1.0G, if the glass lapping fail, then, we need to use the thin glass and thin dice for process during WLP.
 - 1. To find the Thin glass 300u (available & cost Bob)
 - 2. To confirm the 200u wafer lapping cost (Yao)
 - 3. To overcome the automation during process issue (Yao)
 - 4. To do the drop test of module without cover (David/Eva)
- 庚、The alignment key issue verification should complete it before 11/14 (Yao)
- 辛、Need to solve the back lapping and saw, P&P issue in Nov. (Yao/WK)
- 5. For 2.5G PSC project: The first engineering sample will be ready on 11/11, WK need the mechanical sample for customers and news release.
- 6. Millie: Please assign the code number to group for cost control.
- 7. Probe card for 2.5G need to be ready on/before 11/11. (David)
- 8. Module test tools need to be ready on/before 11/11 (David)
- 9. Stop to order the BCB and relative materials that only for 8" wafer (MC)

Information: Pure 8" wafer from PSC may only 2000pcs for process in Nov. & Dec. ACET needs to focus on the 300mm and 2.5G standard package due to marketing concern.

- End of report -
- By WK Yang on 11/7

Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.


I hereby attest that, on November 6, 2003, I have held the RD review meeting to review the current project with staff, at that time, we have specified the 2.0G and 2.5G project that belongs to FO-WLP technology, we have done the samples and let the customers to evaluate •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Date Sept. 11, 2006


Ooc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
8	掃瞄0004.JPG 2003.11.21		Photographer: David Wang
	SCAN0005.JPG · BY003 PSC 013UM 256M DDR2M.BMP	Nov. 21st, 2003	Photographer: David Wang

C




FO-WLP - Project development layout drawing / photo


RDL Layout drawing



SO-DIMM w/FO-WLP

FO-WLP package view





Affidavit of Facts

I, David Wang (王誌榮), was a RDII Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, on November 21, 2003, I took two pictures of WLP package and memory module. It was my responsibility to develop and test the products in the pictures.

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Davd Long

Date Sept 11. 2006

	·	
File (File Date)	Date	Testimony of Custodian or Qualified Witness
921121.JPG	Nov. 21st, 2003	News Paper: Commercial Times
PRODUCT.DOC 2003.11.21		File Author: Eddy Mo
	921121.JPG PRODUCT.DOC	File (File Date) Date 921121.JPG Nov. 21st, 2003 PRODUCT.DOC

9 - 1

П

民國九十

開日

Vews announcement

FO-WLP -

冬年二月四日第六世紀入世紀二十八年 DDR NL-CSP (配圖-石塔(Q四點中) 拉铁阀品

。胡乐师师范表》、皖西 米令本幣(chip size) 四周隔隔吗 - 原虫形态的 品數學學就因為與學祖的 原。曜医改世民工所到世 百分之北十九以上・而政 公心和灰為企業就證錄一 型位,型为有米永阳数据 模特互植大助為· <mark>複</mark>佔明 计创作和设力等性代码计 长标·

表示 数公司并数据图图 张信任任后祖刘亚、李邦 后品類的。副指皮其排巴 例如和10旅灣型数百歲數 **並設。本政制商財政中・** 知语类似光春里做烂似是 乙基联合型联合性银络群 **新沙·坎默华口茶鲜商**用 的確品性能。以今日開發 完成 改良型品 国银 對 较 校


各,但最后农井库水牛罐工(401/1009ming 元) 山南山村城後5次北全路16016部第 **华融区中大小区型路。 这样对我口部呢**十 上的金配和东西塔坎德电脑1/00mpdb/美

工品具外汇包数成语为功能品。35年、当 和INNK長性量為是也未動作物與INEC 医最低的(LOUY)公孫吧,因此已去天正 **农本被效能公對数型消費而于含作兩同。**

泰卜氏苗在田・物 并穿板MI-CSP医型散 国産民学園回介とれ 十八以上。而且鎮産 **仮部11000000 正以上** 其此一CSb 政治部款單 確良率速百分之九十 长以上。符形年末四 医口瓶型的名式 原格 **叮** 医红斑 · 独裁解令 **过起初卧板空底。**第 指在政府和口部意思 羅十級海母中田級超 MI-CSP出自動物表盤。 共鳴為如母歌輕盡幻 風品特性均非其它同 鉄公四定需表型·钴 **紐網唱印為中日基州** 核部的可換集民群器

2年提取加致器 1 份 国級世歌(MCCSb) - 電 国的定数(机形) / 吨国贸长店景景(机厂)

品國股基統組被(JUBA)等技術、東世界 唱图数IC表现状含题多图形。 岩口民命地 國三班服務課款。20第十一位 東京・文庫





一月份開始使用新技術品產三i00mlDRA

預計今年底將辦理滅資再 百分之九十九以上一而該 公司由於進行贈買調整、 小封裝(chip size)



· 浴汕科技不断研發新技術 河話 · 封裝等服務項目 · 造公司·提供完備的晶面 以便良的封裝測試技術與 整合性一层流試到收研發型 規副有任市場尊向:依據 市場趨勢。建構成身業的 表示。該公司在發展藍圈 **松沛科技董事長楊文斌**

和容是更可以依客戶的語求提供可謂歌的 外個尺寸大小與厚度。裕沛科技已經於十 省。可應用於任何尺寸晶片(含三0011品 片)且產品封裝後可以完全與JEDEO標準 完成改良型品则级新数技的産品性能,現今已開發 服務。支援客戶獲得極佳

國三項重要專利、台灣十一項專利,更懂 品圆级IC後段技術趨勢同步,並已取得美

有坚强的研究製造四隊。

四級和境(WLBI)、晶面級改品測試(WLFG) 品圆纸基板组装(NLBA)等技術、项世界 國人自行館新町發品 四級封裝 W.CSF!、晶 裕沛是台灣第一家

標準相容(FBGA)之產品·尼時可提供低 片提供客戶高頻與高智量產品,另外。到 成本高效能之封裝測試技術于合作版面。 名DRET大阪苏奥俗沛合作進行驗證DBEC 楊文焜信田・

今年三月開發完成與人派蓮記五六章 008

二記者王清盤/新加製海)成立於二

EL-CSP(見圖·裕布公司提供)對裝產品

菜公司所能做到,此 產品特性均非其它同 獲得客戶桁高的評論 項產品已經在市場上 其記徑容量與高頻之 記-CSP記憶體模組, 開發出全世界第一套 沛科技現在已經順利 司生產規模與效益。 戶的訂單、並提昇公 前已接到知名大廠客 最產良率建百分之九 沛科技。L-CSP的封裝 以創造更高利潤。俗 産良革達百分之九十 其WL-CSF模组组装量 模组二00000片以上 十八以上。而且母產 六以上。裕沛科技目

業

的最佳時優。因此企業內部的自我頻度是參賽的最大 檢視企業的不足及持續改善,是進行企業內部大競競 得獎·除企業的經營勞力受到多方肯定·更可以重新 熱風扇和各式頻密馬塔·並自創品牌SUFON行銷企総 收穫。 目前已是全球精密散熱城理方案的領導品牌:此次 該公司董事長洪銀橋表示,建準準機產品為微型的

洪銀樹指出,公司係以研發為主轄,多年來已障納

孫、且材料規格要求皆符合180~四〇〇一及全球的決心,所住庫的每一件庫品。不過無公言、無污以決的機關。為了加強綠色豆織及雅度重視環保 **風扇、毫米科技風扇等眾多環保概念商品,均是在** 料、季组件、到包装材質均為環保可回收材料;加 的產品,也佔有相當大的比例,是可證明SUNON在股 **兴**獲華東科技發展獎、國家發明獎、國家產品形象器 Environmentally Caring 的绿色環境理念下開發出 熱領域之事無雄力, **軍記型電腦所採用的微型散熱風鳥,有將近五成採用** 獲世界知名電腦及電子設備大廠的指定使用・全球 耗能·無污祭、精師成本且兼願最佳運作效率, 遂曆 環保鼓風扇以及Figlev磁浮馬達風扇等峰品、由於低 來的、亦是建學智根在全球精密微型而是這局趋業的 廣受好評的Green Motor系列產品、Migles磁浮形景 先進國家各大廠環保規範標準,產品所採用的原物 SUNON的產品,而伺服器、投影機等有高階散熱需求 為因應但昇遠保潮流,領先業界推出現保馬達貫扁。 、東元科技與等代表性大獎,產品不斷的指陳出新:

鉛頒與典理。 一記者同榮發/高雄報場一南於今年九月份被頒經

濟部產業科技發展型的建準實根,近日再傳捷報,發 發中華民國與憲法與高榮母與頂「二六×)三年工業永 鐵精銳數」榮耀,將於二十日於福華公務人力會館恩

9 - 2


DRAM Product List

256M DDR CSP

Speed	Clock Rate	Data Rate	VDD	VDDQ
Grade	CL=2.5	CL=2.5		
-40	250MHz	500MBps	2.6±0.1v	2.6±0.1v
-43	233MHz	466MBps	2.6±0.1v	2.6±0.1v
-46	217MHz	433MBps	2.6±0.1v	2.6±0.1v
-50	200MHz	400MBps	2.6±0.1v	2.6±0.1v
-60	166MHz	333MBps	2.5±0.2v	2.5±0.2v

256Mb Product Configuration List

1. 32MX8 CSP




PIN ASSIGNMENT (Top View) -52 balls 0.75um Pitch CSP

	1	2	3	4	5	6	7
Α	NC	-	-	•	-	-	NC
В	Vdd	DQ0	VddQ	•	VssQ	DQ7	Vss
С	Vdd	DQ1	DQ2	•	DQ5	DQ6	Vss
D	VddQ	DQ3	VddQ	•	VssQ	DQ4	VssQ
Е	/CAS	Vref	Vdd	-	Vss	DQM	DQS
F	A12	/RAS	/WE	-	/CLK	CLK	NC
G	A1	BA1	CKE	-	/CS	A9	A6
Н	A3	A10	BA0	•	A11	A8	A4
J	Vdd	A2	A0	-	A7	AŜ	Vss
K	NC	-	-	-	-	-	NC

Target Product : 256M/512M DIMM DDR 400/433/466/500

512M SODIMM DDR 333/400/433/466/500

2. 64MX4 CSP




PIN ASSIGNMENT (Top View) -52 balls 0.75um Pitch CSP

	1	2	3	4	5	6	7
Α	NC	-	-	-	-	-	NC
В	Vdd	NC	VddQ	-	VssQ	NC	Vss
C	Vdd	DQ0	NC	-	NC	DQ3	Vss
D	VddQ	DQ1	VddQ	-	VssQ	DQ2	VssQ
E	/CAS	Vref	Vdd	-	Vss	DQM	DQS
F	A12	/RAS	/WE	-	/CLK	CLK	NC
G	A 1	BA1	CKE	-	/CS	A9	A6
Н	A3	A10	BA0	_	A11	A8	A4
J	Vdd	A2	A0	-	A7	A 5	Vss
K	NC	-	-	-	-	-	NC

Target Product : 1GB DIMM DDR 400/433/466/500


3. 64MX4 JEDEC Standard CSP



0	2	3	X4	7	8	9
VSSQ	NC	VSS	A	VCC	NC	VCCQ
NC	VCCQ	DQ3	B	DQ0	VSSQ	NC
, NC	VSSQ	NC	© .	NC .	VCCQ	NC
NC	vccq	DQ2	D	DQ1	VSSQ	NC
NC	VSSQ	DQS	62	: NC	vccq	NC
Vref	vss	DQM	F	NC	VCC	NC
	CLK	/CLK	G)	/WE	/CAS	
	A12	CKE	用	/RAS	/CS	
	A11	A9	IJ	BAI	BA0	
	A8	A 7	K	A0	A10/AP	
	A6	A5	Ŀ	A2	Al	
	A4	VSS	M	VCC	A3	

Target Product : 1GB DIMM DDR 400/433/466/500

4. 32MX8 JEDEC Standard CSP




PIN ASSIGNMENT (Top View)

1	2	3	X8	7	8	9
VSSQ	DQ7	VSS	A	VCC	DQ0	VCCQ
NC	VCCQ	DQ6	B	DQ1	VSSQ	NC
NC	VSSQ	DQ5	© .	DQ2	VCCQ	NC
NC	VCCQ	DQ4	D	DQ3	VSSQ	7 NC
NC	VSSQ	DQS	B	NC	VCCQ	NC
Vref	VSS	DQM	(g)	NC	VCC	· NC
	CLK	/CLK	· (G)	/WE	/CAS	
	A12	CKE	<u>i</u> gi :	/RAS	/CS	
	A11	A9	IJ	BAI	BA0	
	A8	A7	IK .	A0	A10/AP	
	. A6	A5	L.	A2 .	A1	
	A4	VSS	M	VCC	A3	

Target Product: 256M/512M DIMM DDR 400/433/466/500 for OEM customer

5. 16MX16 (32MX8 Ball assignment option) JEDEC Standard CSP



PIN ASSIGNMENT (Top View)

			X16			
	2	3		7	8	9.
VSSQ	DQ15	VSS	A	VCC	DQ0	VCCQ
DQ14	VCCQ	DQ13	B	DQ2	VSSQ	DQ1
DQ12	VSSQ	DQ11	C	DQ4	vccq	DQ3
DQ10	vccq	DQ9	D	DQ6	VSSQ	DQ5
DQ8	VSSQ	UDQS	[2]	LDQS	VCCQ	DQ7
Vref	VSS	UDQM	F	LDQM	VCC	Option
	CLK	/CLK	ଙ୍କ	/WE	/CAS	
	A12	CKE	Ħ.	/RAS	/CS	
	A11	A9	l l	BA1	BA0	
	A8	A7	ĮΚ	A0	A10/AP	
	A6	A5	L.	A2 .	A1	
	A4	VSS	M	VCC	A3	

Target Product : Graphic Application


512Mb DDR CSP

Speed	Clock Rate	Data Rate	VDD	VDDQ
Grade	CL=2.5	CL=2.5		
-46	217MHz	433MBps	2.6±0.1v	2.6±0.1v
-50	200MHz	400MBps	2.6±0.1v	2.6±0.1v
-60	166MHz	333MBps	2.5±0.2v	2.5±0.2v

Target Product : 1GB SODIMM DDR 333/400/433/466/500

1. 64MX8 (2 Chips combo)

(Available in December 2003)




PIN ASSIGNMENT (Top View)

· ji	2	3	X8	jo.	. 12	13
VSSQ	DQ7	VSS	A	F 99	DQ0	VCCQ
VCCQ	DQ6		B		DQ1	VSSQ
VSSQ	DQ5		C		DQ2	vccq
vccq	DQ4		D)		DQ3	VSSQ
VSSQ	DQS		E.		NC	vccq
VSS	DQM		ĺ\$		Vref	VCC
CLK	/CLK		Ø		/WE	/CAS
A12	CKE		Ħ		/RAS	/CS
A11	A9		Ŋ.		BA1	BA0
A8	A7		1%		A0	A10/AP
A6	A5		. L		A2	A1
A4	VSS		M		VCC	A3

Ŋ	2	<u>3</u>	X16	13	143	1,5
VSSQ	DQ15	VSS	A	VCC	DQ0	VCCQ
DQ14	VCCQ	DQ13	B	DQ2	VSSQ	DQ1
DQ12	VSSQ	DQ11	C	DQ4	VCCQ	DQ3
DQ10	VCCQ	DQ9	D	DQ6	VSSQ	DQ5
DQ8	VSSQ	UDQS	B	LDQS	VCCQ	DQ7
Vref	VSS	UDQM	P	LDQM	VCC	Option
	CLK	/CLK	. G	/WE	/CAS	
	A12	CKE	B +	/RAS	/CS	
	A11	A9	J.	BA1	BA0	
	A8	A7	XI.	A0	A10/AP	
	A6	A5	. Ib	A2	A1	
	A4	VSS	M	УСС	A3	


2. 64MX8 (2 Chips Stack) JEDEC Standard CSP (Available in January 2004)



PIN ASSIGNMENT (Top View)

			x8			
11	2	3	Ao	7	8	9
VSSQ	DQ7	vss	A.	VCC	DQ0	vccq
NC/	VCCQ	DQ6	B	DQ1	VSSQ	NC
NC	VSSQ	DQ5	C	DQ2	VCCQ	NC
NC	VCCQ	DQ4	D	DQ3	VSSQ	ŃC
NC	VSSQ	DQS	. [3	NC	VCCQ	NC
Vref	VSS	DQM	न्	NC	VCC	NC
	CLK	/CLK	®	/WE	/CAS	
	A12	CKE	. II	/RAS	/CS	
	A11	A9	IJ	BA1	BA0	
	A8	. A7	IX	A0	A10/AP	
	A6	A5	L	A2	A1	
	A4	vss	M	VCC	A3	

WLCSP cross section structure



Trace (Ni/Cu/Au)

Solder Balls



育霈科技股份有限公司

Advanced Chip Engineering Technology Inc.

離職證明書 Resignation Certification

姓名	牟慶聰	出生日期	民國51年09月20日
Name	Eddy Mou	Date of Birth	20-Sep-62
身份證字號	L121816080	性 別	男
I.D. No		Sex	Male
服務部門	總經理室	. 職 稱 Job Title	副總經理
Department	President Office		Vice President
到職日	民國89年05月01日	離職日	民國93年09月30日
Date of Employment	01-May-00	Date of Leaving	30-Sep-04
備 註 Remark	空白 Nil		

上述各項屬實,特此證明。

This is to certify that the above statements are true and correct.

人力資源部

Human Resources Department



中華民國九十五年八月十一日

Date: August 11, 2006


2址:新竹縣 303 新竹工業區光復北路六十五號 電話:03-5983232

Add: No. 26, Kuang-Fu North Rd., Hsin-Chu Industrial Park, Hsin-Chu 303, Taiwan, R. O. C.

TEL: 886-03-5983232 FAX: 886-5986565

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
10-1	ENHANCED WLCSP_APIA.PDF Wafer Level Technology_ACET.ppt	Dec. 4 th , 2003	File Author: Wen-kun Yang
10-2	IC Packaging.ppt 2004.3.14		File Author: Wen-kun Yang
10-3	YIELD ANALYSIS OF LOT_61_63.DOC 2004.3.31	Mar. 31 st , 2004	Analyst: David Wang

10 - 1




ACET enhanced WLP

- Using electro plating for RDL (thickness >15u)
- Using Dielectric layer/PI/silicon rubber as stress release layer
- Using epoxy to hold solder balls
- Better thermal conductivity (Glass)

Due to WLP is making the built up substrate on the top of circuit side, the property of 3170 (thick layer) and silicon rubber can absorb the CTE mismatching during the temperature cycling, the metal and epoxy layers can follow up the extension of FR4 materials, actual it is similar with FR4, but 3170 absorb most stress.

ACET FO WLP



Dielectric Layer

- Siloxane content: Medium
- . Elastic film: 25 ~30u
- . Low young's modulus: 90 MPa
 - 4. Adhesion strength: >500hrs
- Moisture uptake: <0.2%

WKYang6699(楊文焜)

寄件者:

Galen Fong [gfong@ultratech.com] 2006年8月15日星期二 上午 8:45

寄件日期: 收件者:

WKYang6699(楊文焜)

主旨:

RE: Message from WK Yang (ACET)

附件:

ACETechnology.pdf



Hello WK,

Attached is your presentation from the 2003 APiA Semiar at Semicon Japan. Is this what you are looking for?

Regards,

Galen

>>> WKYang6699(***) <wkyang@ace-tek.com.tw> 8/13/2006 5:52 PM >>>

Dear Galen,

Thank you for your kindly help.

Best regards, WK Yang

----Original Message-----

From: Galen Fong [mailto:gfong@ultratech.com]

Sent: Sunday, August 13, 2006 4:07 AM

To: WKYang6699(***) Cc: Scott Zafiropoulo

Subject: Re: Message from WK Yang (ACET)

Hello WK.

Good to hear from you! I am doing fine. Things are going well at Ultratech. How are you?

I will ask our Marketing Communication to look up the presentation and send you a copy.

Best regards,

Galen

>>> WKYang6699(\$(G-*¤åµO) <wkyang@ace-tek.com.tw> 8/7/2006 10:37 PM >>>

Hello Galen, This is WK Yang from ACET in Taiwan Long time no see, How are you!


Recently, I am collecting the document that I have created and attend the meeting before. Did you remember that you invited me to attend the APiA seminar in Japan on Dec. 2003. Since I can not find the document (CD) that APiA publish it and offer this materials to who attend the meeting, so, Do you still have the copy of seminar presentation of APiA (CD) or electrical file that I present it during the seminar. If you still have this materials, may I ask you to send one copy to me?

Thank you for your help and supporting.

Best regards, WK Yang

Advanced Chip Engineering Technology,

email: wkyang@ace-tek.com.tw phone: 886-3-5983232 x 6699



Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on December 4, 2003, I have been invited to offer the presentation in Semi Japan by Advanced Packaging interconnect associate (APIA), at that time, I have presented the enhanced WLCSP (Fan-out type WLP) during the presentation •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Date Sept. 11, 2006


10 - 2

IC Packaging Analysis


Structure & Performance


Advanced Chip Engineering Technology Inc.


For Internal Use Only





Multi Chip Package 1. Chip stress during wire bonding 2. KGD issue 3. Lead frame based 4. Buffer materials and process between two chip 5. Low profile wire bonding tech. 6. Molding flow pressure 7. No use for center pads




















Affidavit of Facts

I, Wen-kun Yang (楊文焜), am a C.E.O of ACE (Advanced Chip Engineering Technology Inc.), a company organized under the laws of Taiwan, R.O.C., and having a business address of No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu 303, Taiwan, R.O.C.

I hereby attest that, on March 14th 2004, I have created the presentation file of IC Packaging that present the several types of IC packaging including the fan-in and fan-out type etc. It be used for internal discussion •

I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Well 2006

10 - 3

Yield Analysis of Lo# 61 & 63 Date 3/31/04

LOT NO :E04030061 WaferId :01

TESTER NO :T8201 P/C NO :-7 OPER.NO :A277

BIN COUNT YIELD %

UNITS TESTED 348

UNITS PASS 143 41 %

BIN 1 PASS-400 CL=2.5 69 19 %

BIN 3 PASS-400 CL=2.0 74 21 %

BIN 5 GROSSFUNCTION FAIL 18 5 %

BIN 6 REFRESH FAIL 2 0 %

BIN 6 SPEED FAIL 16 4 %

BIN 7 LEAKAGE FAIL 7 2 %

BIN 8 CONTINU FAIL 162 46 %

Station 1 Summary Report Finished!!

LOT NO :E04030061 WaferId :02

TESTER NO :T8209 P/C NO :-2 OPER.NO :A277

BIN COUNT YIELD %

UNITS TESTED 348

UNITS PASS 324 93 %

BIN 1 PASS-400 CL=2.5 93 26 %

BIN 3 PASS-400 CL=2.0 231 66 %

BIN 5 GROSSFUNCTION FAIL 9 2 %

BIN 6 SPEED FAIL 2 0 %

BIN 7 LEAKAGE FAIL 7 2 %

Station 1 Summary Report Finished!!

BIN 6 REFRESH FAIL

BIN 8 CONTINU FAIL

LOT NO :E04030061 WaferId :03

TESTER NO :T8203 P/C NO :-1 OPER.NO :A277

0%

1 %

1

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	311 89 %
BIN 1 PASS-400 CL=2.5	88 25 %
BIN 3 PASS-400 CL=2.0	223 64 %
BIN 5 GROSSFUNCTION FAIL	18 5%
BIN 6 REFRESH FAIL	3 0%
BIN 6 SPEED FAIL	0 0%
BIN 7 LEAKAGE FAIL	5 1%
BIN 8 CONTINU FAIL	11 3%

LOT NO :E04030061 WaferId :04

Station 1 Summary Report Finished!!

TESTER NO :T8201 P/C NO :-7 OPER.NO :A277

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	308 88 %
BIN 1 PASS-400 CL=2.5	99 28 %
BIN 3 PASS-400 CL=2.0	209 60 %
BIN 5 GROSSFUNCTION FAIL	23 6%
BIN 6 REFRESH FAIL	3 0%
BIN 6 SPEED FAIL	3 0%
BIN 7 LEAKAGE FAIL	2 0%
BIN 8 CONTINU FAIL	9 2%
Station 1 Summary Report Finished	!!

LOT NO :E04030061 WaferId :05

TESTER NO :T8203 P/C NO :-1 OPER.NO :A277

BIN COUNT YIELD %

UNITS TESTED 348

UNITS PASS	28′	7	82 %
BIN 1 PASS-400 CL=2.5	89	25	%
BIN 3 PASS-400 CL=2.0	198	56	% .
BIN 5 GROSSFUNCTION FAIL		31	8 %
BIN 6 REFRESH FAIL	• 4	5	1 %
BIN 6 SPEED FAIL	3	3	0 %
BIN 7 LEAKAGE FAIL	1	3	3 %
BIN 8 CONTINU FAIL	9	9	2 %
Outing t Comment Project All			

Station 1 Summary Report Finished!!

LOT NO :E04030063 WaferId :01

TESTER NO :T8209 P/C NO :-2 OPER.NO :A277

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	299 85 %
BIN 1 PASS-400 CL=2.5	68 19 %
BIN 3 PASS-400 CL=2.0	231 66 %
BIN 5 GROSSFUNCTION FA	IIL 17 4%
BIN 6 REFRESH FAIL	3 0%
BIN 6 SPEED FAIL	1 0%
BIN 7 LEAKAGE FAIL	2 0%
BIN 8 CONTINU FAIL	26 7%
Station 1 Summary Report Fin	ished!!

LOT NO :E04030063 WaferId :02

TESTER NO :T8203 P/C NO :-1 OPER.NO :A277

2 0%

BIN COUNT YIELD %

UNITS TESTED 348

UNITS PASS 324 93 %

BIN 1 PASS-400 CL=2.5 69 19 %

BIN 3 PASS-400 CL=2.0 255 73 %

BIN 5 GROSSFUNCTION FAIL

BIN 6 REFRESH FAIL	6	1 %
BIN 6 SPEED FAIL	0	0 %
BIN 7 LEAKAGE FAIL	3	0 %
BIN 8 CONTINU FAIL	13	3 %

Station 1 Summary Report Finished!!

LOT NO :E04030063 WaferId :03

TESTER NO :T8203 P/C NO :-1 OPER.NO :A277

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	318 91%
BIN 1 PASS-400 CL=2.5	85 24 %
BIN 3 PASS-400 CL=2.0	233 66 %
BIN 5 GROSSFUNCTION FAIL	19 5%
BIN 6 REFRESH FAIL	2 0%
BIN 6 SPEED FAIL	0 0%
BIN 7 LEAKAGE FAIL	7 2%
BIN 8 CONTINU FAIL	2 0%
Station 1 Summary Report Finished	!!

LOT NO :E04030063 WaferId :04

TESTER NO :T8209 P/C NO :-6 OPER.NO :A277

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	318 91 %
BIN 1 PASS-400 CL=2.5	99 28 %
BIN 3 PASS-400 CL=2.0	219 62 %
BIN 5 GROSSFUNCTION FAIL	12 3 %
BIN 6 REFRESH FAIL	3 0%
BIN 6 SPEED FAIL	6 1%
BIN 7 LEAKAGE FAIL	5 1%
BIN 8 CONTINU FAIL	4 1%

Station 1 Summary Report Finished!!

LOT NO :E04030063 WaferId :05

TESTER NO :T8209 P/C NO :-2 OPER.NO :A277

BIN	COUNT YIELD %
UNITS TESTED	348
UNITS PASS	165 47 %
BIN 1 PASS-400 CL=2.5	26 7%
BIN 3 PASS-400 CL=2.0	139 39 %
BIN 5 GROSSFUNCTION FAIL	3 0%
BIN 6 REFRESH FAIL	0 0%
BIN 6 SPEED FAIL	0 0%
BIN 7 LEAKAGE FAIL	6 1%
BIN 8 CONTINU FAIL	174 50 %

Station 1 Summary Report Finished !!

Affidavit of Facts

I, David Wang (王誌榮), was a RDII Leader of ACE (Advanced Chip Engineering Inc.) formerly, a company organized under the laws of Taiwan, R.O.C., and having a business address of No.65, Kuang-Fu North Rd., Hsin-Chu Industrial Park Hu-Kou, Hsin-Chu, Taiwan, R.O.C.

I hereby attest that, I made the yield analysis of lot #61 & 63 for Fan-out type WLP, on March 31, 2004; I published the yield rate.


I hereby also declare that all statements made herein are based on my personal knowledge and are true and that these statements are made on the basis of the information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under the applicable United States laws and that such willful false statements might jeopardize the validity of the application or any patent issued thereon.

Signature Mw Work

Date Sep 11 2006

Doc No	File (File Date)	Date	Testimony of Custodian or Qualified Witness
11	TwinMOS出貨單.pdf	Apr. 21 st , 2004	Client: TwinMOS (勤茂資通)
	2006.6.27		

FO-WLP - Volume shipment



			ACTARCE	Chie Bucaka On As	ADTAINCED CHIEF THICHTER ON TROUBLECKS FINE. ON 25 PF PF	X	
科斯伯勒	1	CACHEL ISSEM TXINGS	era .	REPRESENTA	and the state of t	北京等度	····· immakaa
****	1	STATE OF STA	1	***************************************	and the state of t	国政治法	1602
STATE		Editivit					
X	2000	TEL SE	新田山林	是五年路	PARTHO	19年10年	拼卷
	Helektrosi			ATTENDED TO	分	A MANAGE	
	STATE OF THE PARTY	Sulfrière.		ACCOUNT.	(1) A	in sapane	
f,	SATE OF	#1340013	PETPERATUR	#CENDER	のま	dispersion in	
3	EXCURECT?	S. (data)	Ref Ve(000)	WEST STATES	Pa-Zi	W fa factor	
40 25	STATE OF THE STATE			CENTRAL DESCRIPTION OF THE PROPERTY OF THE PRO	100	SA ENERGY	
¥.	CONTRACTOR CO.	Stationized C	METSHAMIC.	ACTOMOTIVE OF A LINE	<i>(1)</i>	Street in	
S	SOAKS SOA	_	RETERENTOS	S-CSSACOUSP Chendica	ij	भागान स्थाप	
918	SOUNCE I	11.1000	महा स्थापति	5-255-0505P		Strategy Co.	
		~~			5445.	1,799 EA. Peaks	
247	* STATISTICAL IN	_	MTCHTAT (A)	SACIFICATION (MIN)	- Arabi	SACS BALLERA	
	Contract of		ALL MANDE	SCENICAP ARATES	14.3C	4-1-1-10 TH	
ĕ	(Magazario)		ANT BESTORY	ACCEMBAND SEATTL	4.77	AN CANA	
3	SHORES	S SECONDARY S	attraction.	CACATETY.		Mary en 149	
B	Watstoria	Cizimiani i		A SPANIE	1800	Description of the	
6	SPETITION,	HARMAN MARKETT	(ATTENTAL)	ACCEPTANCE OF THE PARTY OF THE	具	Parish All IX	
iğ.	SPALALRE	\$ 17 CM & 9 44	KELYKONIA	SACODALISMO TOPA		(4. 24. 24.)	
		-			大統領	Į,	
¥	5	The first of the		## [POD [ACC]	ACC I		1
	R-PATER		146	# - W # 7 1 4 4	95	X	SO S



ADVANCED CHIP ENGINEERING TECHNOLOGY INC.

出質單 Die

出一日期: 04/04/21 16:47:44

客戶:	名稱: Twi	inMOS	/ 勤茂資	通股份有限公司]	出貨單號:	D04040011
送貨	也點: 新个	介縣湖口鄉自亞	鱼路3號			運貨方式:	2.83
没貨	理由: 一紀	设出货					
項次	途程單號	託工單號	客戶批號	産品名稱	PART-NO	數量/單位	備註
001	E04030061	W45M0715	RET28000004	8-C2S56D30BP -DP(A22G)	Bin1	6 EA_Package	
002	E040300611	W45M0715	RET28000004	8-C2S56D30BP -DP(A22G)	Bin I	19 EA_Package	
003	E04030063	W45M0715	RET28000005	8-C2S56D30BP -DP(A22G)	Bin1	78 EA_Package	
011	E04030081	W45M0715	RET39500006	8-C2S56D30BP -A22G	Bin1	12 EA_Package	·
012	E04030082	W45M0715	RET39500007	8-C2S56D30BP -A22G	Bin1	34 EA_Package	
					Bin1 Sum:	149 EA_Package	正名分.
001	£04030061	W45MÜ/15	RE178000004	8-C2S56D30BP -DP(A22G)	Bin22	243 EA_Package	特持別人
002	E040300611	W45M0715	RET28000004	8-C2S56D30BP -DP(A22G)	Bin22	47 EA_Package	
003	E04030063	W45M0715	RET28000005	8-C2S56D30BP -DP(A22G)	Bin22	205 EA Package	·
004	E040300661	W45M0/15	RE128000006	8-C2\$56D30BP -DP(A22G)	Bin22	52 EA_Package	
005	E040300663	W45M0715	RET28000006	8-C2S56D30BP -DP(A22G)	Bin22	51 EA_Package	
006	E040300682	W45M0715	RET28000007	8-C2S56D30BP -DP(A22G)	Bin22	10 EA Package	
007	£04030069	W45M0715	KF128000008	8-C2S56D30BP -DP(A22G)	Bin22	121 EA_Package	
008	E040300691	W45M0715	RET28000008	8-C2S56D30BP -DP(A22G)	Bin22	96 EA_Package	
009	E040300692	W45M0715	RET28000008	8-C2S56D30BP -DP(A22G)	Bin22	24 EA Package	
010	E040300791	W45M0715	RE139500002	8-C2S56D30BP -DP(A22G)	Bin22	48 EA_Package	

2 小紙箱 大紙箱

MC: Mideal 4/1/04

POC + ACC

快遞簽收:

\$ 聯:物管存在

第二聯:會計存查

第三聯:客戶存查

PSWH-AC-001-14-B



A DVANCED CHIP ENGINEERING TECHNOLOGY INC.

出貨單 Die

日期: 04/04/21 16:47:44

客戶:	名稱: Twi	nMOS	/ 勤茂資	通股份有限公司		出貨單號:		D04040011
送貨	也點: 新个	介縣湖口鄉自 桑	鱼路3號			運貨方式:		2.送達
关貸!	理由: 一般	设出货						
項次	途程單號	託工單號	客戶批號	產品名稱	PART-NO	數量/單位		備註
011	E04030081	W45M0715	RET39500006	8-C2S56D30BP -A22G	Bin22	96	EA_Package	
012	E04030082	W45M0715	RET39500007	8-C2S56D30BP -A22G	Bin22	121	EA_Package	
013	E04030084	W45M0715	RET39500003	8-C2S56D30BP -DP(A22G)	Bin/22:	14	EA_Package	
014	E040300772	W45M0715	RET39500001	8-C2S56D30BP -DP(A22G)	Bin22	130	EA_Package	
015	E04030079	W45M0715	RET39500002	8-C2S56D30BP -DP(A22G)	Bin22	120	EA_Package	
016	E040300793	W45M0715	RET39500002	8-C2S56D30BP -DP(A22G)	Bin/2/.	97	EA_Package	
017	E04040004	W45M0715	RET39500005	8-C2S56D30BP -DP(A22G)	Bin22	109	EA_Package	
018	E04040006	W45M0715	RET39500008	8-C2S56D30BP -DP(A22G)	Bin22	215	EA_Package	
	İ				Bin22 Sum:	1,799	EA_Package	
001	E04030061	W45MÜ/15	RET28000004	8-C2S56D30BP -DP(A22G)	Bin24	549	EA_Package	
002	D040300611	W45M0715	RET28000004	8-C2S56D30BP -DP(A22G)	Bin24	115	EA_Package	
003	F04030063	W45M0715	RET28000005	8-C2S56D30BP -DP(A22G)	Bin24	616	EA Package	
004	E040300661	W45M0715	RE128000006	8-C2S56D30BP -DP(A22G)	Bin24	66	EA_Package	
005	E040300663	W45M0715	RET28000006	8-C2S56D30BP -DP(A22G)	Bin24	138	EA_Package	
006	F040300682	W45M0715	RFT28000007	8-C2S56D30BP -DP(A22G)	Bin24	21	EA Package	
ÚÚ7	E04030069	W45M0/15	RE128000008	8-C2S56D30BP -DP(A22G)	Bin24	174	EA_Package	

小紙箱 大紙箱

MC: Mi food 4/1/64

品保: FOCT ACC

客戶簽收:

第一聯:物管存在

第二聯:會計存查

第三聯:客戶存査

快遞簽收:

PSWH-AC-001-14-B



A DVANCED CHIP ENGINEERING TECHNOLOGY INC.

Die 出貨單

日期: 04/04/21 16:47:44

客戶4	名稱: Twi	nMOS	/ 勤茂資	通股份有限公司			出貨單號:		D04040011
送貨	也點: 新竹	「縣湖口鄉自営	邮3號				運貨方式:		2. 泛莲
決貨	里由: 一般	进							
項次	途程單號	託工單號	客戶批號	產品名稱	PART-NO		數量/單位		備註
008	E040300691	W45M0715	RET28000008	8-C2S56D30BP -DP(A22G)	Bin24		101	EA_Package	特排队
009	E040300692	W45M0715	RET28000008	8-C2S56D30BP -DP(A22G)	Bin24		7	EA_Package	
010	E040300791	W45M0715	RET39500002	8-C2S56D30BP -DP(A22G)	Bin24		127	EA_Package	
011	E04030081	W45M0715	RET39500006	8-C2S56D30BP -A22G	Bin24		106	EA_Package	
012	E04030082	W45M0715	RET39500007	8-C2S56D30BP -A22G	Bin24	71	50	EA_Package	
013	E04030084	W45M0715	RET39500003	8-C2S56D30BP -DP(A22G)	Bin24		21	EA_Package	
014	E040300772	W45M0715	RET39500001	8-C2S56D30BP -DP(A22G)	Bin24		166	EA_Package	
015	E04030079	W45M0715	RET39500002	8-C2S56D30BP -DP(A22G)	Bin24		268	EA_Package	
G	E040300793	W45M0715	RET39500002	8-C2S56D30BP -DP(A22G)	Bin24		92	EA_Package	
017	E04040004	W45M0715	RET39500005	8-C2S56D30BP -DP(A22G)	Bin24		236	EA_Package	
018	E04040006	W45M0715	RET39500008	8-C2S56D30BP -DP(A22G)	Bin24		336	EA_Package	
					Bin24	Sum:	3,189	EA_Package	
001	£04030061	W45MÜ/15	RE178000004	8-C2S56D30BP -DP(A22G)	Bin3		20	EA_Package	
002	В 040300611	W45M0715	RET28000004	8-C2S56D30BP -DP(A22G)	Bin3		69	EA_Package	
003	F04030063	W45M0715	RPT28000005	8-C2S56D30BP -DP(A22G)	Bin3		243	EA Package	
006	E040300682	W45MÜ/15	KE128000007	8-C2S56D30BP -DP(A22G)	Bin3		2	EA_Package	

小紙箱 大紙箱 多年 2

MC:

Michael 4/2104

品保: POC 1 ACC

快遞簽收:

争-聯物管存在

第二聯:會計存查

第三聯:客戶存查

客戶簽收:

PSWH_AC_001_14_R



製表日期

A DVANCED CHIP ENGINEERING TECHNOLOGY INC.

出貨單 Die

日期: 04/04/21 16:47:44 D04040011 出貨單號: 勤茂資通股份有限公司 客戶名稱: **TwinMOS** 運貨方式: 2.送達 新竹縣湖口鄉自強路3號 送貨地點: 没貨理由· --船出货 平

IN H	¥.00.	NXLLI 94					i			
項次	途程單號	託工單號	客戶批號	產品名稱	PART-NO		數量/單位		備註	
011	E04030081	W45M0715	RET39500006	8-C2S56D30BP -A22G	Bin3		58	EA_Package		
012	E04030082	W45M0715	RET39500007	8-C2S56D30BP -A22G	Bin.)		27	EA_Package	V	
					Bin3	Sum:	419	EA_Package	正第一	20_

經數:

5,556

2 小紙箱 大紙箱

MC: Michael 4/2/04

品保: [PQC 1 ACC

快遞簽收:

·聯·物管存查


第二聯:會計存查

第三聯:客戶存查

客戶簽收:

PSWH-AC-001-14-B







中華民國專利證書

發明第 一七七七六六 號

發明名稱:晶圓型態擴散型封裝之製程

專 利 權 人:裕沛科技股份有限公司

發、明 人:楊文焜、楊文彬

專利權期間:自中華民國 九十二年 五 月 十一 日 至 —— O 年 九 月 二十四 日止


上開發明業經專利權人依專利法之規定取得專利權

經濟部智慧財產局 祭 練 生

中華民國



Ħ



CERTIFICATE OF PATENT, Taiwan, R. O. C.

Certificate No.: 177766

Title of Invention: Fan-Out Wafer Level Packaging

Proprietor(s): Advanced Chip Engineering Technology Inc.

Inventor(s): Wen-Kun Yang, Wen-Ping Yang

Patent Period: May. 11th, 2003 - Sep. 24th, 2021

This is to Certify that, in accordance with the Patent Law, a Patent has been granted to the proprietor(s) for the invention above.

Notice:

In case of the patentee's failure of effecting the payment of a patent annuity in accordance with the Patent Law, the invention patent right shall extinguish from the day following the expiration of the original statutory period for such payment.

Tsai Lien-sheng

Director-General

Intellectual Property Office, MOEA

September 5th, 2003

Amended Date:

Application Date: Sep. 25 th , 2001	Serial No.: 90123655
Internal Class: H01L-23/02	

(Column above	are filled by Ta	iwan IPO) Date:
		Patent Application 531854
1. Title of	Chinese	晶圓型態擴散型封裝之製程
Invention		
	English	Fan-Out Wafer Level Packaging
2. Inventors	Name	1. 楊文焜
	(Chinese)	2. 楊文彬
	Name	1. Wen-Kun Yang
	(English)	2. Wen-Pin Yang
	Citizenship	1. Taiwan, R.O.C. 2. Taiwan, R.O.C.
	Home Address	 No.47, Lane 6, Ankang St., Xian Shui Village, Hsinchu City 300, Taiwan (R.O.C.) No.112, Jhulian St., Hsinchu City 300, Taiwan (R.O.C.)
. Applicants	Name	1. 裕沛科技股份有限公司
••	(Appellation)	
	(Chinese)	
	Name	1. Advanced Chip Engineering Technology Inc.
	(Appellation)	
	(English)	
	Citizenship	1. Taiwan, R.O.C.
	Business	No. 65, Kuang-Fu North Rd., Hsin-Chu Industrial Park
	Address	HU-KOU,, Hsin-Chu 303, Taiwan, R.O.C
	(Firm)	
	Name of	1. 楊文焜
	Applicant's	
	Representative	
	(Chinese)	·
	Name of	1. Wen-Kun Yang
•	Applicant's	
	Representative	
	(English)	


1.25	1.1.		· ·			記初
178	- 本		年	Ė	修正	
申請日期:	90.4:25					e to g
獎別:	13015-3/62					 ·
(以上各綴由	本局填註)	年	月日端茶			

		河(九)	
	:	發明專利說明書	531854
	中文	晶团型悲损散型封装之製程	
於明名稱	英 文		
	姓 名 (中文)	1. 楊文焜 2. 楊文彬	
二 發明人	姓 名 (英文)	1. 2.	
	国移	1. 中华民國 2. 中华民國	
		1. 午华民國 2. 午华民國 1. 新竹市仙水里18部安康街6巷47號 2. 新竹市竹運街112號	
	姓 名 (名稱) (中文)	1. 裕沛科技股份有限公司	
	世 名 (名稱) (英文)	l.Advanced Chip Engineering Technology Inc.	
		1. 中華民國	· .
三申请人	住、居所 (事務所)	I. 新竹縣湖口鄉光復北路65號	
	代表人 姓 名 (中文)	1. 楊文焜	
	代表人		
			. - .

四、中文發明摘要 (發明之名稱:晶圓型態擴散型封裝之製程)

本發明是一種半導體封裝技術,特別是有關於利用擴散型 (fan out)晶 圆型態對裝製程製作封裝之方法。本發明包含切割晶粒後,經過篩選,將晶粒黏著於玻璃底座上,再將黏於晶粒上的金屬墊的 I/0接頭透過特殊材質與方式,將 I/0接頭植球的位置,以擴散型 (fan out)方式,將接觸點往外擴散到晶粒的邊緣甚至晶粒的外圍,此種緩上,一來可以增加 I/0植球的數目,增加更多 I/0接觸點,一來可以增加 I/0植球的數目,增加更多 I/0接觸點,二來可以增加 I/0植球的數目,增加更多 I/0接觸點,二來可以增加 I/0植球的數目,增加更多 I/0接觸點,

英文發明摘要 (發明之名稱:)





修正

四、中文發明摘要 (發明之名稱: 昌國型態操散型封裝之製程)

用到8吋與12吋晶圆的封裝過程,又可以包含到晶粒與電容以及多晶粒 (multi-chip)或多種 被動元件,例如中央處理器、DRAM, SRAM等等在封裝底座的封裝過程。此外,白於所選用的底做為玻璃底座,不會產生減少不同層之間,由於材質使用的不同所引發的應力不平衡問題,增加其可靠度。

英文發明摘要 (發明之名稱:)



霉號 00123655 年 月 日 修.

本案已向

國(地區)申請專利

申請日期

案號

主張優先權

無

有關微生物已寄存於

寄存日期

寄存號碼


無


五、發明說明(1)

發明領域:

發明背景:

早期之封裝技術主要以等線架為主之封裝技術,利用引腳做為訊號之輸入以及輸出。而在高密度輸入以及輸出端之需求之下,等線架之封裝目前已不符合上述之需求。目前:在上述之需求之下,封裝也超做越小以符合目前之超勢,而高密度輸出/輸入端(1/0)之封裝也伴隨球矩陣排






五、發明說明 (2)


列封裝技術 (ball grid array;以下簡稱 BGA封裝)之發展而有所突破,因此,IC半導體承載的封裝超向於利用球矩陣排列封裝技術 (BGA)。BGA構裝的特點是,負責 I/O的引腳為球狀較導線架封裝元件之細長引腳距離短且不易受損變形,其封裝元件之電性的傳輸距離短速度快,可符合目前及未來數位系統速度的需求。例如,於美國專利 U. S. Patent No. 5629835, 由 Mahulikar等便提出一種 BGA之結構,發明名稱為 "METAL BALL GRID ARRAY PACKAGE WITH IMPROVED THERMAL CONDUCTIVITY"。又如美國專利 U. S. Patent No. 5,239,198揭露一種封裝形式,此封裝包含一組裝於印刷電路板上之基板,基板利用 FR4材質組成,該基板上具有一導電線路形成於基板之一表面。

푸

此外,目前已經有許多不同型態之半導體封裝,不論是哪一種型態之封裝,絕大部分之封裝為先行切割成為個體之後再進行封裝以及測試。而美國專利有揭露一種昌圓型態 封裝,請 參閱, US5323051,發 明名稱為

"Semiconductor wafer level package"。此專利在切割晶粒之前先行進行封裝,利用玻璃當作一黏合材質使得元件封於一孔中。一遮蓋之穿孔做為電性連結之通道。因此,晶圓型態封裝為半導體封裝之一種趨勢。另外所知之技術將複數晶粒形成於半導體晶圓之表面,玻璃利用黏著物質貼附於晶圓之表面上。然後,沒有晶粒的那一面將被研磨以降低 其厚 度,通常 稱 散 背 面研磨(back





五、發明說明 (3)

grinding)。接著,昌區被蝕刻用以分離 IC以及暴露部分之黏著物質。

此外,以往之封装技術領域中,I/O鋁墊部分是接於晶粒的表面,由於晶粒面積有限,I/O鋁墊在該有限面積下,將限制其鋁墊數目。再者,I/O鋁墊之間距過小將會造成訊號間的耦合 (signal coupling)或訊號間的干擾。

由於晶圓型態封裝將成為封裝技術之趨勢,本發明的主要特徵是取代以往晶粒表面上 I/O植球的位置,以擴散型 (fan out)方式,將接觸點往外擴散以提升較大的範圍來植入做為 I/O之植球,因此,其優點包含可以增加 I/O植球的數目,亦即增加更多 I/O,或是在晶粒朝白缩小化之趋势下,保持 I/O之最小間距 (pitch)以防止過於接近所造成的訊號干擾 (signal coupling)與銲錫接頭過於接近所造成的銲錫橋接 (solder bridge)問題。

發明目的及概述:

本發明之目的為提供一晶圓型態擴散型封裝之方法。

本發明之另一目的為提供一種昌圓型態封裝以及其製程。

本發明之晶圖型態封裝製程包含提供·將切割過之晶圖 經過鈣選通過品質管制後的晶圖,選取好的晶粒






五、發明說明 (4)

(die), 透過吸取與放置的動作重新排列於一新的玻璃底 座。並經由黏著劑 (adhesion)將各個晶粒黏著於上述底座 上。晶粒擺至於玻璃底座上,使晶粒間的距離 (pitch)加 大,其目的是希望在後續封裝過程中多出來的空間能夠容 納 擴 散 型 (fan out)圓 錫 球 障 列 (ball array)。此 擴 散 型 封裝技術可以提昇 I/O数目,或是在晶粒尺寸缩小情形 下,仍保持其理想問距 (pitch)以防止 I/O間之訊號干擾。 將進行封裝之晶圓正面(或第一表面)具有做為輸入輸出之 金屬墊,例如鋁墊(I/O pad or aluminum pad),該金屬 墊是做為內連線 (inter connect)之用,而且是利用光罩 (mask)經過校準 (alignment)、曝光與顯影 (developer)過 程形成於晶圓的上面。先行在晶圆舆铝垫的上面透過旋轉 塗 佈 機 (spin coater)旋 塗 (spin coating)ー 層 BCB絶 綠 層。接著,去除部分的BCB,形成第一開口(opening)以曝 露出下方的金属鋁墊。接著,於鋁墊表面形成一化镍/化 金 (Ni/Au) 膜層。接著,再將晶圓切割以形成個別之晶粒 單體。接著,將上述之晶粒經由篩選與品質檢驗合格後經 白具有吸附與放置功能的機械將晶粒配置於玻璃底座上面 以黏著物固定,並予以固化。

接著,全面性地填充一層第一環氣樹脂(EPOXY)於玻璃底座、晶粒、BCB與開口的鋁墊的上面。然後,經過光阻型經刻或化學藥劑以移除鋁墊上方的第一環氣樹脂,形成第二開口暴露鋁墊。接著,在爐(oven)內予以固化此第一環氣樹脂。接著,用銲錫(solder)以綱印(printer)技





修正

五、發明說明 (5)

術填滿該第二開口。

然後,再上一層紙/鈣(Ti/Cu)於銲錫(soldcr)的上面。接著,在鉄/銅層上面以朝外擴散(fan out)的方式,電鍍(plating)一定面積的銅等線,銅等線的位置,一端是與鋁墊切齊,另一端以水平向方向朝外擴散(fan out)的方式牽引等線。在定義銅等線之光阻去除前,先電鍍一化鎮或化金,之後去除光阻。然後蝕刻鈦/銅。接著,全面性地塗佈(coating)一層第二環氧樹脂(epoxy)於銅等線或加熱處理以硬化上述之第二環氧樹脂。

然後、去除銅導線上面的部分第二環氧樹脂(epoxy)並形成第三開口,其位置儘可能位於銅導線的外側(遠離鋁墊的一造)以利於製作擴散型(fan out)I/O結構。接下來的步驟是,在第三開口上面形成一層線(Ni)層,接著在第三開口處,線(Ni)層的上面,透過網印技術或植球技術,植入焊錫球(solder ball),焊錫球經過此一封裝過程設計後的位置,並不在金屬墊的正上方,而是水平向側沿伸到金屬墊的側邊上。最後,完成切割晶粒與底座玻璃的步驟。

本發明之結構如下:

一種晶圓型態擴散型封裝包含:絕緣基座;晶粒配置於該絕緣基座之上,其中晶圓包含複數個鋁墊形成於其上;BCB層,塗佈於晶粒表面,並具有複數第一開口暴露





五、發明說明 (6)--

複數鋁墊;銲錫填充於第一開口;第一環氣樹脂,塗佈於晶粒、絕緣基座以及BCB層之上;銅導線配置於第一環氣樹脂並與銲錫連接;第二環氧樹脂塗佈於銅導線之上並具有第二開口暴露部分之銅導線;錫球配置於第二環氣樹脂之上並填入該第二開口與該銅導線連接。

其中更包含銅種子層形成於第一銲錫之上,銅種子層包含鈦/銅(Ti/Cu)或線/銅(Ni/Cu)。其中更包含阻障或黏著層形成於鋁墊之上,阻障或黏著層之材質組成包含線/金(Ni/Au)。而錫珠與該銅導線之介面包含線(Ni)。本發明將上述結構之封裝稱為ACE BGA。

發明詳細說明:

本發明揭露一種晶圓型態封裝(waser level packaging, WLP)以及製作晶圓型態封裝之方法,詳細說明如下,所述之較佳實施例只做一說明非用以限定本發明,首先參閱圖一,將經過測試以及切割過之晶圓經過篩選過品質管制後的晶粒,選取測試合格之晶粒(die)la,透過吸取與放置裝置將其重新排列配置於一新的玻璃底座 l(該底座可以是玻璃、陶瓷或矽晶),並經由黏著劑(adhesion)將各個晶粒黏著於上远底座 l上,該黏著劑厚度大約 l 0 μ m,該 固化黏著劑的過程是利用旋塗機 (spin coater)進行黏著動作。晶粒据至於玻璃底座上,晶粒間





五、發明說明 (7)

的距離 (pitch)加大,其目的是希望在後續封裝過程中具有充足之空間能夠容納擴散型 (fan out)圆錫球陣列 (ballarray)。此擴散型封裝技術可以提昇 I/0數目,或是在晶粒尺寸縮小情形下,仍保持其理想間距 (pitch)以防止 I/0間之訊號干擾。封裝的大小面積取決於後續製程完成後擴散型 (fan out)圓錫球陣列 (ballarray)之間的間距 (pitch)大小而定。在另一實施例中,該玻璃基座 I上也可以包含電容 (capacitor)1b配置於晶粒之侧,以提升滤波效果,如圖二所示。

以下所述封裝過程是從具有金屬墊 (metal pad)的單一晶粒開始其封裝過程:

圖三中,將進行封裝之晶圓 2匹面 (或第一表面)具有做為輸入輸出之金屬墊,例如鋁墊 (I/O pad or aluminum pad) 4,該金屬墊是做為內連線 (inter connect)之用,利用光罩 (mask)經過校準 (alignment)、曝光與顯影 (developer)過程,將金屬墊形成於晶粒的上面。接著,在晶圓上透過旋轉塗佈機 (spin coater) 旋塗 (spin coating) 一層 BCB絕緣層 8於晶粒 2與鋁墊 4的上面以保護晶粒,BCB的厚度大約為 5-10μ m。

接著,經過光單 (mask)校準 (alignment)、曝光與顯影 (developer)過程以去除部分的 BCB 8,形成第一開口 (opening) 9以曝露出下方的金屬鋁墊 4.值得注意的是,此切割道 (scribe line)上亦被暴露且大於其切割道之寬





五、發明說明 (8) ---

度,以利於切割時不損及 BCB,如園四所示。之後以電錠方式形成化鎳或化金 11於鋁墊 4之上。

經過切割,如圖五表示,將複數個晶粒 2a(此處晶圓業經切割形成晶粒)經白篩選與品質檢驗合格後經由具有吸附與放置功能的機械將晶粒 2a擺置於玻璃底座 6上面,並透過黏著劑 7黏著於玻璃底座 6上面,接著在爐 (oven)內子以固化 (curing)。

接著,全面性地在玻璃底座 6、晶粒 2a、BCB 8與開口的鉛墊 4的上面全面性地填充一層第一環氣樹脂 (EPOXY) 10。接著,如圖六至圖七所示,經過光阻型蝕刻或化學藥劑以移除鋁墊 4上方的第一環氣樹脂 10,形成第二開口13,並曝露出下方的鋁墊 4。接著,在爐 (oven)內于以固化,此第一環氧樹脂 10,其厚度大約為 10-25 μ m之間 (這裡的厚度指的是在晶粒表面上的厚度)。

接著,接著將剩餘的環氣樹脂,以RIE電裝清潔晶粒 2a表面。至於上述的剩餘的環氣樹脂則以10表示。上述之線/金(Ni/Au)或化鎮層]]可做為阻障層或是黏著層之功用。

接著,在線/盒(Ni/Au)或化線層 11上方的第二開口 13內利用銲錫(solder)12以網印(printer)技術填滿該第二開口 13。接著,以紅外線(IR)迴流(reflow)固化(curing)此銲錫(solder)12,然後,全面性地濺鏡一層鈦/銅(Ti/Cu)19於剩餘的環氧樹脂 10 與銲錫(solder)12的上面,以作為銅種子層(seeding layer),如置八所示。





五、發明說明 (9)


接著,如圖九所示,以光隉 (未圖示)定義鋼導線圖案,利用電錠方式形成鋼等線於 紅/鋼 (Ti/Cu)19的上面,一端對準第二開口銲錫 12的內端 (晶粒的內側邊),而另一端以水平向方向朝外擴散 (fan out)的方式 (晶粒的內側邊),明確的講,也就是說鋼導線 14的位置,一端是與鉛墊 4切齊,另一端以水平向方向朝外擴散 (fan out)來牽引導線,其與下層環氧樹脂 10 及銲錫 12的接觸面積較鋁墊 4的開口來的大,其目的主要是用來增加 I/O的植球區域面積,接著,在鋼導線 14上面形成一層化镍 (Ni)層或化金層17以做為後續銲錫植球的黏著層,再移除光阻。並移除曝露於剩餘環氧樹脂 10 的上面部分鈦/鈳 (Ti/Cu) 19。

接著,如圖十所示,全面性地塗佈(coating)一層第二環氧樹脂(epoxy)16於銅導線14、線(Ni)層17與下層環氧樹脂10的上面,並以固化之步驟利用紫外線照射或加熱處理以硬化上述之第二環氧樹脂(epoxy),防止銅導線14被氧化。

接著,如圖十一所示,去除銅導線 14與線 (Ni)層 17上面的部分第二環氧樹脂 (epoxy)16並形成第三開口 15,該第三開口 15的位置是在銅導線 14與線 (Ni)層 17的上面,且億可能位於銅導線 14的外側 (遠離鋁墊 4的一邊)以利於製作擴散型 (fan out)1/0結構。

接著,如圖十二所示,接著在第三問口15處,線(Ni)層17的上面,透過網印技術或植球技術植入焊錫球(solder ball)18,由圖中明顯可見,焊錫球18經過此一





五、發明說明(10)


封裝過程設計後的位置,並不在金屬墊4的正上方,而是水平向側伸到金屬墊4的側邊上。


接著,如圖十三所示,再經過紅外線 (IR)迴流 (reflow) 烘烤 (curing) 環氣樹脂,晶圓再傳送至晶圓型態測試裝置中進行晶圓型態測試,例如最後測試 (final testing) 以及切割 (sawer)過程,並切割晶粒與晶粒間切割線 (scribe line) 20與玻璃基座 6,以分離個別之封裝體。

本發明之製程較先前技術簡單,在未分割前以晶圓型態進行測試,且在測試後可以沿著切割道切割成個別之晶粒,以吸取放置裝置被置於玻璃基板之上完成晶圓型態擴散型對裝 (waser level fan out packaging)。

圈十四所示,為錄/金(Ni/Au)或化線層 11、鈦/銅(Ti/Cu)或錄/銅(Ni/Cu)19、錄(Ni)層 17各黏著層(glue layer)與阻障層,在內連線的各個位置示意圖。

圖十五所示,為單一昌粒的晶圓型態擴散型封裝(wafer level fan out packaging)成型的剖面圖。本發明也能將晶粒電容 2b納入封裝過程,圖十六所示,即為電容 2b植入到玻璃基座上與單一晶粒的晶圓型態擴散型封裝(wafer level fan out packaging)的成型剖面圖。在另一實施例中,本發明也能將多晶粒(multi-chip)的對裝過程中晶圓型態擴散型封裝(wafer level fan out packaging)的剖面圍,圖中 2a、 2c即代表不同之晶粒、此种人的现象。





五、發明說明 (11)


統式封裝 (system in package)。

本發明的主要特徵是植基於晶團型態封裝,並使用擴散型 (fan out)方式將晶粒表面上 I/O植球的位置侧向延伸,其優點可以增加 I/O植球的数目;可以減少由於接觸點距 (pitch)過於接近所造成的訊號干擾問題。

本發明的主要優點如下:

- 1.如圖一所示,本發明之晶圓型態封裝之成本較傳統技術低,再藉由已測試及切割過之晶圓經過篩選,將通過品質管制後的晶粒,選取好的晶粒(die),透過吸取與放置的動作重新排列於一新的玻璃底座,可以減少製作成本完成擴散型封裝。
- 2. 由於尺寸縮小原則,晶粒 (chip)亦隨之縮小,而為了使得晶粒間的距離 (pitch)仍然保持理想的距離 (以不影響到訊號傳遞耦合為原則),在本發明中是以晶围型態擴散型對裝 (wafer level fan out packaging),將 I/O線向外擴散,並將連線拉到晶粒外的區域,以增加銲錫圓球的數目及維持理想晶粒間的距離 (pitch)。
- 3. 本發明可以應用到 8吋與12吋晶圓的封裝過程。
- 4.本發明可以整合昌粒與電容於同一封裝單體。
- 5.本發明能將多晶粒 (multi-chip)或多種被動元件整合於同一單體,例如中央處理器、DRAM, SRAM等等在封裝底座的封裝過程。
- 6.本發明能將環氧樹脂中之銲錫當作緩衝區(buffer zone),在後續製程中,減少不同層之間,由於材質使用





五、發明說明 (12).

的不同所引發的應力不平衡問題,增加其可靠度 (reliability)。

7.本發明的底座是玻璃,其材質與晶粒底材相同,由於材質中均含有矽材質,兩者具有同樣的熱力膨脹係數

(thermal coefficient of expansion, TCE),不會產生 應力不平衡現象。

- 8.本發明的底座可以使用玻璃、灰石與矽晶 (glass, ceramic, silicon)以改善其可靠度。
- 9.本發明的封裝機械都是以現有機械設備進行封裝,可以省去額外添購的費用。

10.本發明可以增加銲錫圓球的數目,其中有些銲錫圓球當作樣本假輸出輸入端(dummy ball),此 dummy ball雖無訊號傳遞之功能卻可供作緩衝區(buffer zone)以減弱不同材質間的應力,減少封裝時晶粒龜裂的現象發生。

本發明以較佳實施例說明如上,而熟悉此領域技藝者,在不脫離本發明之精神範圍內,當可作些許更動潤飾,其專利保護範圍更當視後附之申請專利範圍及其等同領域而定。





圖式簡單說明

圖式簡單說明:

本發明的較佳實施例將於往後之說明文字中輔以下列 圖形做更詳細的闡述:

國一為晶圈級封裝單一晶粒由晶圖切割後厚擺置於玻璃底座之示意圖。

圖二為昌圓級封裝具有電容的晶粒白昌圓切割後擺置於玻璃底座之示意圖。

圖三所顯示為本發明中具有金屬墊的晶粒的表面上形成一層 BCB保護層之示意圖。

圖四所顯示為本發明中去除部分 BCB保護層之示意圖。

圖五所顯示為本發明中·晶粒經過吸附與放置後黏至於底座之示意圖。

圖六所顯示為本發明中,全面性地填充一層第一環氣樹脂 之示意圖。


圖七所顯示為本發明中,經過光阻型蝕刻或化學藥劑以移除鋁墊上方的第一環氧樹脂之示意圖。

圖八所顯示為本發明中,用銲錫 (solder)以網印 (printer)技術填滿該第二開口之示意圖。

圖九所顯示為本發明中,顯示為透過校準、曝光與顯影電鍍(plating)一定面積的銅導線之示意圖。。

圖十所顯示為本發明中·為全面性地塗佈 (coating)一層第二環氧樹脂 (epoxy)之示意圖。

圈十一所顯示為本發明中,去除銅導線上面的部分第二環





圖式簡單說明

氧樹脂 (epoxy)16並形成第三開口之示意圖。

围十二所顯示為透過網印技術或植球技術,植入焊錫球之示意图。

圖十三所顯示為切割晶粒與晶粒間切割線與玻璃基座之示意圖。

圈十四所顯示為晶粒上各阻障層的相關位置示意圖。

圖十五所顯示為單一晶粒的晶圓型態擴散型封裝成型的剖面圖。

圖十六所顯示為電容植入到玻璃基座上與單一晶粒的晶圖 型態接散型封裝的成型剖面圖。

圈十七所顯示為為多晶粒的封 衰 過程中晶 圆型 怠 擴 散型 封 裝 的 剖 面 圆

元件符號對照

晶粒 la

電容: 1b

品图 2

晶粒 2a

電容 2b

晶粒 2c

鋁墊 4

玻璃底座 6

黏著劑 7

BCB絕緣層 8



图式简單說明

環氧樹脂 10

剩餘的環氧樹脂 10'

化镍/化金 11

銲錫 12

第二開口 13

銅導線 14

環氧樹脂 16

绵層 17

焊錫珠 18

鈦/銅 19

晶粒間切割線 20



申請專利範園:

1.一種晶圓型態擴散型封裝之製程,該晶圓型態擴散型封裝之製程包含:

提供具有複数晶粒形成於其上之晶圆;

测試該晶圓上之複數晶粒並標記合格之晶粒;

旋塗 BCB絕 緣 層 以 保 護 該 晶 粒 ;

去除部分的該 BCB層,形成第一開口以曝露出該晶粒上之金屬鉛墊:

切割該晶圓以分離該複數晶粒:

經篩選通過品質管制後的晶粒,透過吸取與放置的動作重新排列配置黏著於一絕緣底座之上;

全面性地填充一層第一環氣樹脂於該絕緣底座、該晶粒、該 BCB與該第一開口的該鋁墊上;

鼓刻以移除該鋁墊上方的該第一環氣樹脂,形成第二開口;

固化該第一環氧樹脂;

淡鏡一阻障層於該該鋁墊的上;

以綱印 (printer)技術用銲錫在該阻障層上並填滿該第二間口:

形成銅種子層於銲錫及第一環氧樹脂之上:

利用一光阻電鏡一定面積的銅等線於該銲錫與該阻障層之上;

形成化镍或化金於铜等線之上





去除光阻;

全面性地塗佈 (coating)一層第二環氧樹脂 (epoxy)於該鋼導線之上;

固化上述之該第二環氣樹脂;

去除該銅導線上部分該第二環氣樹脂並形成第三開口

植入焊錫球於該第三開口;以及

切割該絕緣基座用以分離個別封裝單體。

2.如申請專利範圍第1項之晶圓型態擴散型封裝之製程, 其中在形成上述銅等線之前更包含濺錢一銅種子層於該銲 錫與該第一環氧樹脂上面。

3.如申請專利範圍第 1項之昌圓型態接殼型封裝之製程, 其中該黏著晶粒於該底座的過程,更包含在爐內予以固化 該黏著劑。

4.如申請專利範圍第 1項之昌園型態擴散型封裝之製程, 其中該 BCB絕緣層之厚度大約為 5-25μ m。

5.如申請專利範圍第1項之晶圖型態擴散型封裝之製程, 其中該蝕刻該第一環氣樹脂,以形成該第二閘口的過程, 是藉由光阻型釣刻或化學與劑進行。

6.如申請專利範圖第5項之晶圖型態擴散型封裝之製程,



其中形成上述第二開口之後,更包含以RIE電漿清洗晶粒表面。

- 7.如申請專利範圍第1項之晶圓型態擴散型封裝之製程,該阻障層之材料包含錄/銅或化錄層。
- 8.如申請專利範圍第1項之昌園型態擴散型封裝之製程, 完成上述網印 (printer)技術後,更包含以紅外線 (IR)迴 流固化該銲錫。
- 9.如申請專利範圍第2項之晶圓型態擴散型封裝之製程,其中上述之銅種子層包含鈦/銅。
- 10.如申請專利範圍第1項之昌圓型態換散型封裝之製程,其中固化該第二環氧樹脂之步驟係包含利用紫外線照射或加熱處理。
- 11.如申請專利範圍第1項之晶圓型態擴散型封裝之製程,其中上述植入於該第三開口的之焊錫球係採用網印技術或植球技術。
- 12.如申請專利範圍第1項之昌圓型態擴散型封裝之設程,其中更包含電容配置於該晶粒之側並排於該玻璃底座上。



13.如申請專利範圍第 1項之晶圖型態議散型封裝之製程,其中更包含另一晶粒配置於該晶粒之側並排於該玻璃底座上,形成多晶粒 (multi-chip)封裝結構,該另一晶粒包含但不限於 CPU, DRAM, SRAM等元件。

14.如申請專利範圍第1項之昌圓型態擴散型封裝之製程,其中上逃絕緣底座包含玻璃。

15.如申請專利範圍第1項之昌圓型態擴散型封裝之製程其中上述絕緣底座包含陶瓷。

16.如申請專利範圍第1項之昌圖型態擴散型封裝之製程其中上逃絕緣底座包含矽晶。

17.一種晶圓型態擴散型封裝,包含:

绝缘基座;

晶粒,配置於該絕緣基座之上,其中該晶圈包含複數個鋁墊形成於其上;

BCB層,塗佈於該晶粒表面,並具有複數第一開口暴露該複數鋁墊:

銲錫,填充於該第一開口:

第一環氧樹脂,塗佈於該晶粒、該絕緣基座以及該 BCB層之上;

鉤等線,配置於該第一環氣樹脂並與該銲錫連接;



第二環氧樹脂,塗佈於該銅導線之上,並具有第二開口暴 露部分之該銅導線;及

錫球·配置於該第二環氧樹脂之上並填入該第二開口與該銅導線連接。

18.如申請專利範圍第17項之晶圓型態擴散型封裝,其中更包含銅種子層形成於該第一銲錫之上。

19.如申請專利範圍第 18項之晶圓型態擴散型封裝,其中上述銅種子層包含鈦/銅(Ti/Cu)。

20.如申請專利範固第 18項之晶固型態接散型封裝,其中上述銅種子層包含錄/銅(Ni/Cu)。

21.如申請專利範圍第 17項之昌圓型態演散型封裝,其中更包含阻障或黏著層形成於該鋁墊之上。

22.如申請專利範固第 21項之昌圓型態擴散型封裝,其中該阻障或點著層包含線 /绍 (Ni/Al)。

23.如申請專利範圍第 17項之昌圓型態擴散型封裝,其中該錫球與該銅導線之介面包含線 (Ni)。

24.如申請專利範圍第17項之晶圓型態擴散型封裝,其中





六、申請專利範匿

更包含一電容配置於該晶粒之側。


25.如申請專利範圍第17項之晶圓型態擴散型封裝,其中更包含另一晶粒配置於該晶粒之側。










第二頁









第6頁

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

D BLACK BORDERS			
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES			
☐ FADED TEXT OR DRAWING	· .		
Blurred or illegible text or drawing	·		
☐ SKEWED/SLANTED IMAGES			
☐ COLOR OR BLACK AND WHITE PHOTOGRAPH	(S		
☐ GRAY SCALE DOCUMENTS			,
☐ LINES OR MARKS ON ORIGINAL DOCUMENT			
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED AR	E POOR	QUALI	TY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.